### NXP Semiconductors Data Sheet: Technical Data

An Energy Efficient Solution by NXP

### MC9S08QL8 Series Covers: MC9S08QL8 and MC9S08QL4

#### Features

- 8-Bit HCS08 Central Processor Unit (CPU)
  - Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature range of –40 °C to 85 °C
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Up to 8 KB flash memory read/program/erase over full operating voltage and temperature
  - Up to 512 bytes random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
  - Two very low power stop modes
  - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents
  - Low power run
  - Low power wait
  - 6 μs typical wakeup time from stop3 mode
  - Typical stop current of 250 nA at 3 V, 25 °C
- Clock Source Options
  - Oscillator (XOSC) Very low-power, loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1 MHz to 10 MHz
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
  - Low-voltage detection with reset or interrupt; selectable trip points
  - Illegal opcode detection with reset
  - Illegal address detection with reset
  - Flash block protection

#### Document Number: MC9S08QL8 Rev. 1, 07/2018

# MC9S08QL8



16-Pin TSSOP Case 948F

**IOHS** 

- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- Peripherals
  - ADC 8-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V.
  - ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; output can be tied internally to TPM input capture; operation in stop3
  - TPM One 1-channel timer/pulse-width modulator (TPM) module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; ACMP output can be tied internally to input capture
  - MTIM 8-bit modulo timer module with optional prescaler
  - RTC (Real-time counter) 8-bit modulo counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wakeup without external components; runs in all MCU modes
  - SCI Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wakeup on active edge
  - KBI 8-pin keyboard interrupt with selectable edge and level detection modes
- Input/Output
  - 18 GPIOs include one input-only and one output-only pin.
  - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins except PTA5.
- Package Options
  - 20-pin TSSOP, 16-pin TSSOP

NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.



© 2018 NXP B.V. All rights reserved.

### **Table of Contents**

1.	Ordering Information
- · ·	
3.	Pin Assignments
4.	Electrical Characteristics
	4.1. Introduction
	4.2. Parameter Classification
	4.3. Absolute Maximum Ratings
	4.4. Thermal Characteristics
	4.5. ESD Protection and Latch-Up Immunity 9
	4.6. DC Characteristics
	4.7. Supply Current Characteristics
	4.8. External Oscillator (XOSC) Characteristics 15
	4.9. Internal Clock Source (ICS) Characteristics 17
	4.10. AC Characteristics
	4.10.1.Control Timing 19

	4.10.2.TPM Module Timing	20
	4.11. Analog Comparator (ACMP) Electricals	21
	4.12. ADC Characteristics	21
	4.13. Flash Specifications	
	4.14. EMC Performance	26
5.	Part Identification	27
6.	Package Information	
	6.1. Mechanical Drawings	28

## **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

#### http://nxp.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
0	06/12/2018	Initial creation.
1	07/16/2018	Added TSSOP 20 package mechanical drawing.

### **Related Documentation**

Find the most current versions of all documents at: http://www.nxp.com

#### Reference Manual (MC9S08QL8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

# 1 Ordering Information

Part Number	MC9S	08QL8	MC9S	08QL4
Fait Nulliber	СТЈ	CTG	СТЈ	CTG
Max. frequency (MHz)	20	20	20	20
Flash memory (KB)	8	8	4	4
RAM (B)	512	512	256	256
12-bit ADC	8 ch	8 ch	8 ch	8 ch
ACMP	1	1	1	1
16-bit TPM	1 ch	1 ch	1 ch	1 ch
8-bit Modulo timer	1	1	1	1
RTC	Yes	Yes	Yes	Yes
SCI (LIN Capable)	1	1	1	1
KBI pins	8	8	8	8
GPIO <sup>1</sup>	18	14	18	14
Package	20-TSSOP	16-TSSOP	20-TSSOP	16-TSSOP


#### Table 1. Ordering Information

<sup>1</sup> Port I/O count includes the output-only PTA4 and the input-only PTA5 pins.

**MCU Block Diagram** 

# 2 MCU Block Diagram

The block diagram shows the structure of the MC9S08QL8 MCU.



• pins not available on 16-pin package

 $^{1}~~V_{DDA}/V_{REFH}$  and  $V_{SSA}/V_{REFL}$  are double bonded to  $V_{DD}$  and  $V_{SS}$ 

#### Figure 1. MC9S08QL8 Series Block Diagram

# 3 Pin Assignments

This chapter shows the pin assignments for the MC9S08QL8 series devices.


Table 2. Pin Availability by Package Pin-Count

Pin Number			< Lowes	t <b>Priority</b>	> Highest	
20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	PTA5	IRQ	TCLK	RESET	
2	2	PTA4	ACMPO	BKGD	MS	
3	3					V <sub>DD</sub>
4	4					V <sub>SS</sub>
5	5	PTB7				EXTAL
6	6	PTB6				XTAL
7	7	PTB5	TPMCH0 <sup>1</sup>			
8	8	PTB4				
9	_	PTC3				
10	_	PTC2				
11	_	PTC1				
12	_	PTC0				
13	9	PTB3	KBIP7		ADP7	
14	10	PTB2	KBIP6		ADP6	
15	11	PTB1	KBIP5	TxD	ADP5	
16	12	PTB0	KBIP4	RxD	ADP4	
17	13	PTA3	KBIP3		ADP3	
18	14	PTA2	KBIP2		ADP2	
19	15	PTA1	KBIP1		ADP1 <sup>2</sup>	ACMP-2
20	16	PTA0	KBIP0	TPMCH0	ADP0 <sup>2</sup>	ACMP+ <sup>2</sup>


<sup>1</sup> TPMCH0 pin can be repositioned using at PTB5 TPMCH0PS in SOPT2, default reset location is PTA0.

 $^2\,$  If ADC and ACMP are enabled, both modules will have access to the pin.

#### **Pin Assignments**



Pins shown in bold type are lost in the next lower pin count package.






Figure 3. MC9S08QL8 Series in 16-Pin TSSOP Package

### 4.1 Introduction

This chapter contains electrical and timing specifications for the MC9S08QL8 series of microcontrollers available at the time of publication.

### 4.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

#### **Table 3. Parameter Classifications**

Р	Those parameters are guaranteed during production testing on each individual device.
с	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 4.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	–0.3 to 3.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	–0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	۱ <sub>D</sub>	±25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

#### Table 4. Absolute Maximum Ratings

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2~$  All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}.$ 

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 4.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	Τ <sub>Α</sub>	T <sub>L</sub> to T <sub>H</sub> 40 to 85	°C
Maximum junction temperature	T <sub>JM</sub>	95	°C
Thermal resistance 16-pin TSSOP	$\theta_{JA}$	129	°C/W

**Table 5. Thermal Characteristics** 

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A$  = Ambient temperature, °C  $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W  $P_D = P_{int} + P_{I/O}$   $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power  $P_{I/O} =$  Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 4.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		-2.5	V
Laton-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000	_	V
2	Charge device model (CDM)	V <sub>CDM</sub>	±500		V
3	Latch-up current at T <sub>A</sub> = 85°C	I <sub>LAT</sub>	±100		mA

Table 7. ESD and Latch-Up Protection Characteristics

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 4.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	C	Characteristic	Symbol	Condition	Min	Typical <sup>1</sup>	Мах	Unit
1	Ρ	Operating Vol	tage	V <sub>DD</sub>	—	1.8	—	3.6	V
	С		All I/O pins, low-drive strength		V <sub>DD</sub> > 1.8 V, I <sub>Load</sub> = –2 mA	V <sub>DD</sub> – 0.5		_	
2	Ρ	Output high voltage	All I/O pins,	V <sub>OH</sub>	V <sub>DD</sub> > 2.7 V, I <sub>Load</sub> = –10 mA	V <sub>DD</sub> – 0.5	_	_	V
	С		high-drive strength		V <sub>DD</sub> > 1.8V, I <sub>Load</sub> = –2 mA	V <sub>DD</sub> – 0.5	_	—	
3	D	Output high current	Max total I <sub>OH</sub> for all ports	I <sub>OHT</sub>	$V_{OUT} < V_{DD}$	0	_	-80	mA
	С		All I/O pins, low-drive strength		V <sub>DD</sub> > 1.8 V, I <sub>Load</sub> = 0.6 mA	_	_	0.5	
4	Ρ	Output low voltage All I/O pins,	V <sub>OL</sub>	V <sub>DD</sub> > 2.7 V, I <sub>Load</sub> = 10 mA	_	_	0.5	V	
	С		high-drive strength		V <sub>DD</sub> > 1.8 V, I <sub>Load</sub> = 3 mA	_	_	0.5	
5	D	Output low current	Max total I <sub>OL</sub> for all ports	I <sub>OLT</sub>	$V_{OUT} > V_{SS}$	0	_	80	mA
6	Ρ	Input high	all digital inputs	V <sub>IH</sub>	$V_{DD} > 2.7 V$	0.70 x V <sub>DD</sub>	—		
0	С	voltage	an digital inputs	ЧН	$V_{DD}$ > 1.8 V	0.85 x V <sub>DD</sub>	—	—	v
7	Ρ	Input low	all digital inputs	V <sub>IL</sub>	$V_{DD} > 2.7 V$	—	—	0.35 x V <sub>DD</sub>	v
'	С	voltage		۲L	V <sub>DD</sub> > 1.8 V	—	—	0.30 x V <sub>DD</sub>	
8	С	Input hysteresis	all digital inputs	V <sub>hys</sub>	_	0.06 x V <sub>DD</sub>	_	_	mV
9	Ρ	Input leakage current	all input only pins (Per pin)	I <sub>In</sub>	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	_	200	nA
10	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	I <sub>OZ</sub>	$V_{In} = V_{DD}$ or $V_{SS}$	_	_	200	nA

#### Table 8. DC Characteristics

Num	С	CI	haracteristic	Symbol	Condition	Min	Typical <sup>1</sup>	Max	Unit
10	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	l <sup>i</sup> oztoti	V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>	_	_	2	μΑ
11	Р	Pullup, Pulldown resistors	all digital inputs except PTA5/IRQ/TCLK/RESET, when enabled	R <sub>PU,</sub> R <sub>PD</sub>	_	17.5	_	52.5	kΩ
12	с	Pullup, Pulldown resistors	PTA5/IRQ/TCLK/RESET, when enabled <sup>2</sup>	R <sub>PU,</sub> R <sub>PD</sub>	_	17.5	_	52.5	kΩ
		DC injection	Single pin limit			-0.2	—	0.2	mA
13	D	current <sup>3, 4,</sup> —	Total MCU limit, includes sum of all stressed pins	I <sub>IC</sub>	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	—	5	mA
14	С	Input Capacita	nce, all pins	C <sub>In</sub>	—		—	8	pF
15	С	RAM retention	voltage	V <sub>RAM</sub>	—		0.6	1.0	V
16	С	POR re-arm vo	oltage <sup>6</sup>	V <sub>POR</sub>	—	0.9	1.4	2.0	V
17	D	POR re-arm tir	ne	t <sub>POR</sub>	—	10	—		μs
18	Ρ	Low-voltage de	etection threshold	$V_{LVD}$	V <sub>DD</sub> falling V <sub>DD</sub> rising	1.80 1.88	1.84 1.92	1.88 1.96	V
19	Ρ	Low-voltage wa	arning threshold	$V_{LVW}$	V <sub>DD</sub> falling V <sub>DD</sub> rising	2.08	2.14	2.26	V
20	С	Low-voltage inhibit reset/recover hysteresis		V <sub>hys</sub>	_	_	80	_	mV
21	Ρ	Bandgap Volta	ge Reference <sup>7</sup>	$V_{BG}$	—	1.15	1.17	1.18	V

Table 8. DC Characteristics (continued)

Typical values are measured at 25 °C. Characterized, not tested

<sup>2</sup> The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear lower when measured externally on the pin.


 $^3\,$  All functional non-supply pins, except for PTA5 are internally clamped to V\_{SS} and V\_{DD}.

<sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>6</sup> Maximum is highest voltage that POR is guaranteed.

<sup>7</sup> Factory trimmed at  $V_{DD}$  = 3.0 V, Temp = 25 °C








Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)





Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)








Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

### 4.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Мах	Unit	Temp (°C)	
1	Ρ	Run supply current	RI <sub>DD</sub>	10 MHz	_	5.60	6	mA	–40 to 85°C	
I	Т	FEI mode, all modules on	NDD	1 MHz	3	0.80	_		-40 10 85 C	
2	Т	Run supply current	RI <sub>DD</sub>	10 MHz		3.60	_	mA	–40 to 85°C	
2	Т	FEI mode, all modules off	DD	1 MHz	3	0.75			-40 10 00 0	
3	Т	Run supply current LPRS=0, all modules off	Ы	16 kHz FBILP	2	165	_		–40 to 85°C	
3	т		RI <sub>DD</sub>	16 kHz FBELP	BELP	105		μA	-40 to 85 C	
4	Т	Run supply current LPRS=1, all modules off	RI <sub>DD</sub>	16 kHz FBELP	3	7.3	_	μA	–40 to 85°C	
5	Т	Wait mode supply current	WI <sub>DD</sub>	10 MHz	3	570	_	μA	–40 to 85°C	
5	Т	FEI mode, all modules off	DD	1 MHz		290	_	μΑ	-40 10 85 C	
6	Т	Wait mode supply current LPRS = 1, all mods off	WI <sub>DD</sub>	16 kHz FBELP	3	1		μA	–40 to 85°C	
	Р			_		0.25	0.65		–40 to 25°C	
	С			_	3	3	0.5	0.8		70°C
7	Ρ	Stop2 mode supply current	521	_		1 2	2	μΑ	85°C	
,	С	Stopz mode supply current	S2I <sub>DD</sub>	_		0.2	0.5	μΛ	–40 to 25°C	
	С			_	2	0.3	0.6		70°C	
	С					0.7	1.6		85°C	
	Ρ					0.45	0.80		–40 to 25°C	
	С				3	1	1.8		70°C	
8	Ρ	Stop3 mode supply current no clocks active	S3I <sub>DD</sub>			3	5.8	μA	85°C	
0	С		DD	_		0.3	0.6	μΑ	–40 to 25°C	
	С			_	2	0.8	1.5		70°C	
	С			—		2.5	5.0		85°C	

#### Table 9. Supply Current Characteristics

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Num	с	Parameter	Condition		Tempe	erature		Units
Num	U	Farameter	Condition	<b>-40</b> °C	<b>25</b> °C	<b>70</b> °C	<b>85</b> °C	Units
1	Т	LPO	_	50	75	100	150	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	Т	IREFSTEN <sup>1</sup>	_	63	70	77	81	μA
4	Т	RTC	Does not include clock source current	50	75	100	150	nA
5	Т	LVD <sup>1</sup>	LVDSE = 1	90	100	110	115	μA
6	Т	ACMP <sup>1</sup>	Not using the bandgap (BGBE = 0)	18	20	22	23	μA
7	Т	ADC <sup>1</sup>	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	106	114	120	μA

#### Table 10. Stop Mode Adders

<sup>1</sup> Not available in stop2 mode.

### 4.8 External Oscillator (XOSC) Characteristics

Reference Figure 9 and Figure 10 for crystal or resonator circuits.

Table 11. XOSCVLP and ICS Specifications (	(Temperature Range = -40 to 85°C Ambient)
······	(·····································

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f <sub>lo</sub> f <sub>hi</sub> f <sub>hi</sub>	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C <sub>1,</sub> C <sub>2</sub>		See N See N		
3	D	Feedback resistor Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup> Low range, high gain (RANGE = 0, HGO = 1) High range (RANGE = 1, HGO = X)	R <sub>F</sub>		 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup> Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R <sub>S</sub>	 	 100 0 0 0 0	  10 20	kΩ
5	С	Crystal start-up time <sup>4</sup> Low range, low power Low range, high gain High range, low power High range, high gain	t <sub>CSTL</sub> t <sub>CSTH</sub>	 	600 400 5 15		ms

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f <sub>extal</sub>	0.03125 0		20 20	MHz

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.

<sup>3</sup> See crystal or resonator manufacturer's recommendation.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.





Figure 9. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain



#### Figure 10. Typical Crystal or Resonator Circuit: Low Range/Low Power

### 4.9 Internal Clock Source (ICS) Characteristics

Num	С	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
1	Ρ	Average internal reference frequency — factory trimmed at V <sub>DD</sub> = 3.6 V and temperature = 25 °C	f <sub>int_t</sub>	_	32.768	_	kHz
2	Ρ	Internal reference frequency — user trimmed	f <sub>int_ut</sub>	31.25	—	39.06	kHz
3	Т	Internal reference start-up time	t <sub>IRST</sub>	—	60	100	μS
4	Ρ	DCO output frequency range — Low range (DRS = 00) trimmed <sup>2</sup>	f <sub>dco_t</sub>	16	—	20	MHz
5	Ρ	DCO output frequency <sup>2</sup> Reference = 32768 Hz and DMX32 = 1	f <sub>dco_DMX32</sub>	_	19.92	_	MHz
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco\_res\_t}$	_	± 0.2	± 0.4	%f <sub>dco</sub>
8	С	Total deviation of DCO output from trimmed frequency <sup>3</sup> Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C	$\Delta f_{dco_t}$	_	−1.0 to 0.5 ±0.5	± 2 ± 1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>4</sup>	t <sub>Acquire</sub>	—	—	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>5</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This parameter is characterized and not tested on each device.

<sup>4</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>5</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 11. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

### 4.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 4.10.1 Control Timing

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	DC		10	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700		1300	μs
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	—	_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	34 x t <sub>cyc</sub>		_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μs
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>			ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns
9	D	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		16 23		ns
5		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		5 9		ns
10	D	Voltage regulator recovery time	t <sub>VRR</sub>	_	4		μs

#### Table 13. Control Timing

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 3.0 V, 25 °C unless otherwise stated.

 $^2$  This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

 $^3$  To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

 $^5$  Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range –40°C to 85°C.




Figure 12. Reset Timing

MC9S08QL8 Series MCU Data Sheet, Rev. 1





Figure 13. IRQ/KBIPx Timing

### 4.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TEXT</sub>	DC	1/4 f <sub>op</sub>	MHz
2	D	External clock period	t <sub>TEXT</sub>	4	_	t <sub>CYC</sub>
3	D	External clock high time	t <sub>TCLKH</sub>	1.5	_	t <sub>CYC</sub>
4	D	External clock low time	t <sub>TCLKL</sub>	1.5		t <sub>CYC</sub>
5	D	Input capture pulse width	f <sub>ICPW</sub>	1.5	_	t <sub>CYC</sub>

Table 14. TPM Input Timing





MC9S08QL8 Series MCU Data Sheet, Rev. 1

### 4.11 Analog Comparator (ACMP) Electricals

Table 15. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Мах	Unit
D	Supply voltage	V <sub>PWR</sub>	1.8	_	3.6	V
D	Supply current (active)	I <sub>DDAC</sub>	—	20	35	μA
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> – 0.3	_	V <sub>DD</sub>	V
Р	Analog input offset voltage	V <sub>AIO</sub>	—	20	40	mV
С	Analog comparator hysteresis	V <sub>H</sub>	3.0	9.0	15.0	mV
Р	Analog input leakage current	I <sub>ALKG</sub>	—	_	1.0	μA
С	Analog comparator initialization delay	t <sub>AINIT</sub>	—	—	1.0	μS

### 4.12 ADC Characteristics

#### Table 16. 12-Bit ADC Operating Conditions

Characteristic	Conditions	Symbol	Min	Typical <sup>1</sup>	Max	Unit	Comment
	Absolute	V <sub>DDA</sub>	1.8	—	3.6	V	
Supply voltage	Delta to $V_{DD} (V_{DD} - V_{DDA})^2$	$\Delta V_{DDA}$	-100	0	100	mV	
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	$\Delta V_{SSA}$	-100	0	100	mV	
Supply Current	Stop, Reset, Module Off	I <sub>DDAD</sub>	_	0.007	0.8	μA	
Input Voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	—	$V_{REFH}$	V	
Input Capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input Resistance		R <sub>ADIN</sub>	_	5	7	kΩ	
	12 bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz				2 5		
Analog Source Resistance	10 bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>	_		5 10	kΩ	External to MCU
	8 bit mode (all valid f <sub>ADCK</sub> )		_	—	10		
ADC	High Speed (ADLPC = 0)		0.4	—	8.0		
Conversion Clock Freq.	Low Power (ADLPC = 1)	f <sub>ADCK</sub>	0.4	—	4.0	MHz	

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.

#### NOTE

 $V_{DDA}/V_{SSA}$  pins do not exist in package. The signals are derived internally by double bonding to  $V_{DD}\!/V_{SS}$  pair of pins.




Figure 15. ADC Input Impedance Equivalency Diagram

Characteristic	Conditions	с	Symbol	Min	Typical <sup>1</sup>	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		т	I <sub>DDAD</sub>		120	_	μΑ	
Supply Current ADLPC=1 ADLSMP=0 ADCO=1		т	I <sub>DDAD</sub>		202		μΑ	
Supply Current ADLPC=0 ADLSMP=1 ADCO=1		т	I <sub>DDAD</sub>	_	288	_	μΑ	
Supply Current ADLPC=0 ADLSMP=0 ADCO=1		Т	I <sub>DDAD</sub>	_	0.532	1	mA	
Supply Current	Stop, Reset, Module Off	Т	I <sub>DDAD</sub>	—	0.007	0.8	μΑ	
ADC Asynchronous	High Speed (ADLPC = 0)	P	£	2	3.3	5	MHz	t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>
Clock Source	Low Power (ADLPC = 1)		f <sub>ADACK</sub>	1.25	2	3.3		
Conversion	Short Sample (ADLSMP = 0)	т	t <sub>ADC</sub>	_	20	_	ADCK	See reference manual for conversion time variances
Time(Including sample time)	Long Sample (ADLSMP = 1)			_	40	_	cycles	
Sample Time	Short Sample (ADLSMP = 0)	т	t <sub>ADS</sub>		3.5		ADCK	
	Long Sample (ADLSMP = 1)	1	JADS	—	23.5	_	cycles	
Total	12-bit mode	Т		—	—	—		
Unadjusted Error	10-bit mode	Р	E <sub>TUE</sub>	_	±1.5	_	LSB <sup>2</sup>	Includes quantization
	8-bit mode	Т		_	±0.7	_		
	12-bit mode	Т		—	—	_		
Differential	10-bit mode	Р	DNL	_	±0.5	_	LSB <sup>2</sup>	
Non-Linearity	8-bit mode	Т		_	±0.3		1	
	Monotonicity and No-Missing	g-Code	s guarantee	d				
	12-bit mode	Т		_	—	_		
Integral Non-Linearity	10-bit mode	с	INL	_	±0.5	_	LSB <sup>2</sup>	
,	8-bit mode			_	±0.3	_		

Table 17. 12-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	С	Symbol	Min	Typical <sup>1</sup>	Мах	Unit	Comment	
	12-bit mode	С		_	—	_			
Zero-Scale Error	10-bit mode	Р	E <sub>ZS</sub>		±1.5	±2.1	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>	
	8-bit mode	Т			±0.5	±0.7			
	12-bit mode	Т			—	_			
Full-Scale Error	10-bit mode	Т	E <sub>FS</sub>		±1	±1.5	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>DDA</sub>	
	8-bit mode	Т			±0.5	±0.5			
	12-bit mode		Eq		—	_	LSB <sup>2</sup>		
Quantization Error	10-bit mode	D			—	±0.5			
	8-bit mode				—	±0.5			
	12-bit mode				—	_			
Input Leakage Error	10-bit mode	D	E <sub>IL</sub>	0	±0.2	±4	LSB <sup>2</sup>	Pad leakage <sup>3 *</sup> R <sub>AS</sub>	
	8-bit mode			0	±0.1	±1.2		- 43	
Temp Sensor	–40°C– 25°C		~	_	1.646	_	m)//°C		
Slope	25°C– 85°C	D	m	_	1.769	_	mV/°C		
Temp Sensor Voltage	25°C	D	V <sub>TEMP25</sub>		701.2	_	mV		

### Table 17. 12-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

Typical values assume  $V_{DDA}$  = 3.0 V, Temp = 25 °C,  $f_{ADCK}$ =1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production. 1

 $<sup>2</sup> 1 LSB = (V_{REFH} - V_{REFL})/2^{N}$ <sup>3</sup> Based on input pad leakage current. Refer to pad electricals.

### 4.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the memory section.

С	Characteristic	Symbol	Min	Typical	Мах	Unit
D	Supply voltage for program/erase -40°C to 85°C	V <sub>prog/erase</sub>	1.8		3.6	V
D	Supply voltage for read operation	V <sub>Read</sub>	1.8		3.6	V
D	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150		200	kHz
D	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μs
D	Byte program time (random location) <sup>(2)</sup>	t <sub>prog</sub>		9		t <sub>Fcyc</sub>
D	Byte program time (burst mode) <sup>(2)</sup>	t <sub>Burst</sub>		4		t <sub>Fcyc</sub>
D	Page erase time <sup>2</sup>	t <sub>Page</sub>		4000		t <sub>Fcyc</sub>
D	Mass erase time <sup>(2)</sup>	t <sub>Mass</sub>		20,000		t <sub>Fcyc</sub>
D	Byte program current <sup>3</sup>	RI <sub>DDBP</sub>	—	4	—	mA
D	Page erase current <sup>3</sup>	RI <sub>DDPE</sub>	—	6	_	mA
С	Program/erase endurance <sup>4</sup> T <sub>L</sub> to T <sub>H</sub> = –40°C to + 85°C T = 25 °C	_	10,000			cycles
С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100		years

#### Table 18. Flash Characteristics

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD}$  = 3.0 V, bus frequency = 4.0 MHz.

<sup>4</sup> **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how NXP defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how NXP defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.


### 4.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult NXP applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

# 5 Part Identification

This section contains ordering information for the device numbering system.

Example of the device numbering system:



# 6 Package Information


Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
20	Thin Shrink Small Outline Package	TSSOP	TJ	948E	98ASH70169A
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

#### Table 19. Package Descriptions

### 6.1 Mechanical Drawings


The following pages are mechanical drawings for the packages described in Table 19.






O NXP SEMICONDUCTORS N.V. All RIGHTS RESERVED	MECHANICAL OUTLINE		PRINT VERSION	NOT TO SCALE
16 LD TSSOP, PITCH 0.65MM			NT ND: 98ASH70247	7a rev: c
		STANDAF	RD: JEDEC	
		SDT403-	-3	02 MAR 2016







© NXP SEMICONDUCTORS N.V. All RIGHTS RESERVED MECHANICAL OU		TLINE	PRINT VERSION NOT	TO SCALE
16 LD TSSOP, PITCH 0.65MM			NT ND: 98ASH70247A	REV: C
		STANDAF	RD: JEDEC	
		SDT403-	-3 C	2 MAR 2016




NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.
- 3 DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
  - DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
- 5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

/7 dimensions are to be determined at datum plane [-W-].


© NXP SEMICONDUCTORS N.V. All RIGHTS RESERVED	Mechanical ou	TLINE	PRINT VERSION N	DT TO SCALE
TITLE:			NT ND: 98ASH70247A	REV: C
16 LD TSSOP, PITCH 0.65MM			RD: JEDEC	
		SDT403-	-3	02 MAR 2016






© NXP SEMICONDUCTORS N.V. All RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION N	OT TO SCALE
TITLE:	20 LD TSSOP, PITCH 0.65MM		NT ND: 98ASH70169A	RE∨: D
20 LD TSSOP, PITCH I			D: JEDEC	
			2	02 MAR 2016







© NXP SEMICONDUCTORS N.V. All RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NO	IT TO SCALE
20 LD TSSOP, PITCH 0.65MM			NT ND: 98ASH70169A	REV: D
		STANDAR	RD: JEDEC	
		SDT360-	-2	02 MAR 2016



NOTES:

1. CONTROLLING DIMENSION: MILLIMETER

2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

3 dimension does not include Mold Flash, protrusions or gate burks. Mold Flash or gate burks shall not exceed 0.15 per side.

4 DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.

5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

/7 dimensions are to be determined at datum plane  $_{-W-}$ 

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE		PRINT VERSION	N NOT TO SCALE
TITLE:			NT ND: 98ASH7016	9A REV: D
20 LD TSSOP, PITCH 0.65MM			RD: JEDEC	
		SD1360-	-2	02 MAR 2016

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP. the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.

Document Number MC9S08QL8 Revision 1, 07/2018

