128K x 36 and 256K x 18 Bit Pipelined ZBT[™] RAM Synchronous Fast Static RAM

The ZBT RAM is a 4M–bit synchronous fast static RAM designed to provide Zero Bus Turnaround[™]. The ZBT RAM allows 100% use of bus cycles during back–to–back read/write and write/read cycles. The MCM63Z736 (organized as 128K words by 36 bits) and the MCM63Z818 (organized as 256K words by 18 bits) are fabricated in Motorola's high performance silicon gate CMOS technology. This device integrates input registers, an output register, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in communication applications. Synchronous design allows precise cycle control with the use of an external clock (CK). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQ), and all control signals except output enable (\overline{G}) and linear burst order (\overline{LBO}) are clock (CK) controlled through positive–edge–triggered noninverting registers.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (CK) input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

For read cycles, pipelined SRAM output data is temporarily stored by an edgetriggered output register and then released to the output buffers at the next rising edge of clock (CK).

- 3.3 V LVTTL and LVCMOS Compatible
- MCM63Z736/MCM63Z818–143 = 4 ns Access/7 ns Cycle (143 MHz) MCM63Z736/MCM63Z818–133 = 4.2 ns Access/7.5 ns Cycle (133 MHz) MCM63Z736/MCM63Z818–100 = 5 ns Access/10 ns Cycle (100 MHz)
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Internally Self–Timed Write Cycle
- Two-Cycle Deselect
- Byte Write Control
- ADV Controlled Burst
- 100-Pin TQFP Package



ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by Micron Technology, Inc. and Motorola, Inc.






Semiconductor, Inc


eescal

For More Information On This Product, Go to: www.freescale.com











MCM63Z736 PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
85	ADV	Input	Synchronous Load/Advance: Loads a new address into counter when low. RAM uses internally generated burst addresses when high.
89	СК	Input	Clock: This signal registers the address, data in, and all control signals except \overline{G} and \overline{LBO} .
87	CKE	Input	Clock Enable: Disables the CK input when CKE is high.
(a) 51, 52, 53, 56, 57, 58, 59, 62, 63 (b) 68, 69, 72, 73, 74, 75, 78, 79, 80 (c) 1, 2, 3, 6, 7, 8, 9, 12, 13 (d) 18, 19, 22, 23, 24, 25, 28, 29, 30	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
86	G	Input	Asynchronous Output Enable.
31	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
37, 36	SA0, SA1	Input	Synchronous Burst Address Inputs: The two LSBs of the address field. These pins must preset the burst address counter values. These inputs are registered and must meet setup and hold times.
93, 94, 95, 96 (a) (b) (c) (d)	SBx	Input	Synchronous Byte Write Inputs: Enables write to byte "x" (byte a, b, c, d) in conjunction with \overline{SW} . Has no effect on read cycles.
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88 RCH	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write SBx pins.
14, 15, 16, 41, 65, 66, 91	V _{DD}	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	V _{DDQ}	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 64, 67, 71, 76, 90	V _{SS}	Supply	Ground.
38, 39, 42, 43, 83, 84	NC	_	No Connection: There is no connection to the chip.



MCM63Z818 PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
85	ADV	Input	Synchronous Load/Advance: Loads a new address into counter when low. RAM uses internally generated burst addresses when high.
89	СК	Input	Clock: This signal registers the address, data in, and all control signals except \overline{G} and $\overline{LBO}.$
87	CKE	Input	Clock Enable: Disables the CK input when \overline{CKE} is high.
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74 (b) 8, 9, 12, 13, 18, 19, 22, 23, 24	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
86	G	Input	Asynchronous Output Enable.
31	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 80, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
37, 36	SA0, SA1	Input	Synchronous Burst Address Inputs: The two LSBs of the address field. These pins must preset the burst address counter values. These inputs are registered and must meet setup and hold times.
93, 94 (a) (b)	SBx	Input	Synchronous Byte Write Inputs: Enables write to byte "x" (byte a, b) in conjunction with SW. Has no effect on read cycles.
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{\text{SBx}}$ pins.
14, 15, 16, 41, 65, 66, 91	V _{DD}	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	VDDQ	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 64, 67, 71, 76, 90	VSS	Supply	Ground.
1, 2, 3, 6, 7, 25, 28, 29, 30, 38, 39, 42, 43, 51, 52, 53, 56, 57, 75, 78, 79, 83, 84, 95, 96	NC	—	No Connection: There is no connection to the chip.

TRUTH TABLE

ск	CKE	E	SW	SBx	ADV	SA0 – SAx	Next Operation	Input Command Code	Notes
L–H	1	Х	Х	Х	Х	Х	Hold	Н	1, 2
L–H	0	False	Х	Х	0	Х	Deselect	D	1, 2
L–H	0	True	0	V	0	V	Load Address, New Write	W	1, 2, 3, 4, 5
L–H	0	True	1	Х	0	V	Load Address, New Read	R	1, 2
L–H	0	Х	Х	V (W)	1	Х	Burst	В	1, 2, 4,
				X (R, D)			Continue		6, 7

NOTES:

- 1. X = don't care, 1 = logic high, 0 = logic low, V = valid signal, according to AC Operating Conditions and Characteristics.
- 2. E = true if $\overline{SE1}$ and $\overline{SE3}$ = 0, and SE2 = 1.
- 3. Byte write enables, SBx are evaluated only as new write addresses are loaded.
- 4. No control inputs except CKE, SBx, and ADV are recognized in a clock cycle where ADV is sampled high.
- 5. A write with \overline{SBx} not valid does load addresses.
- 6. A burst write with SBx not valid does increment address.

7. ADV controls whether the RAM enters burst mode. If the previous cycle was a write, then ADV = 1 results in a burst write. If the previous cycle is a read, then ADV = 1 results in a burst read. ADV = 1 will also continue a deslect cycle.

WRITE TRUTH TABLE

WRITE TRUTH TABLE	LE	5			
Cycle Type	Sw	SBa	SBb	SBc (See Note 1)	SBd (See Note 1)
Read	Н	Х	Х	Х	Х
Write Byte a	L	L	Н	Н	Н
Write Byte b	L	Н	L	Н	Н
Write Byte c (See Note 1)	L	Н	Н	L	Н
Write Byte d (See Note 1)	L	Н	Н	Н	L
Write All Bytes	L	L	L	L	L

NOTE:

1. Valid only for MCM63Z736.

LINEAR BURST ADDRESS TABLE ($\overline{LBO} = V_{SS}$)


1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

INTERLEAVED BURST ADDRESS TABLE (LBO = VDD)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00



INPUT COMMAND CODE AND STATE NAME DEFINITION DIAGRAM



NOTE: Cycles are named for their control inputs, not for data I/O state.






Figure 2. State Definitions for ZBT RAM State Diagram


NEXT

STATE

CURRENT

STATE










Figure 4. State Definitions for I/O State Diagrams



ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit	Notes	This device contains of inputs against damage of
Power Supply Voltage	V _{DD}	-0.5 to 4.6	V		ages or electric fields; h
I/O Supply Voltage	V _{DDQ}	V_{SS} – 0.5 to V_{DD}	V	2	that normal precaution application of any volta
Input Voltage Relative to V_{SS} for Any Pin Except V_{DD}	V _{in} , V _{out}	–0.5 to V _{DD} + 0.5	V	2	mum rated voltages to circuit.
Input Voltage (Three State I/O)	VIT	V _{SS} – 0.5 to V _{DDQ} + 0.5	V	2	
Output Current (per I/O)	l _{out}	±20	mA		
Package Power Dissipation	PD	1.3	W	3	
Temperature Under Bias	T _{bias}	-10 to 85	°C		"SC·
Storage Temperature	T _{stg}	-55 to 125	°C		2
 NOTES: Permanent device damage m exceeded. Functional opera OPERATING CONDITIONS. E extended periods of time could This is a steady-state DC par achieved its nominal operating Power dissipation capability is environment. See Package Th 	ation shoul exposure to affect device ameter that level. Powe dependent	d be restricted to R higher than recommen- ce reliability. t is in effect after the p er sequencing is not ne t upon package charac	ECOMI nded vo power s	MENDED ltages for upply has	SNDUS

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

PACKAGE THERMAL CHARACTERISTICS

Thermal Resistance		Symbol	Мах	Unit	Notes
Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board	R _{θJA}	40 25	°C/W	1, 2
Junction to Board (Bottom)		$R_{\theta JB}$	17	°C/W	3
Junction to Case (Top)		R _{θJC}	9	°C/W	4

NOTES:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.

2. Per SEMI G38-87.

3. Indicates the average thermal resistance between the die and the printed circuit board.

4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).



DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} \pm 5\%, \text{ TA} = 0^{\circ} \text{ to } 70^{\circ}\text{C}$ Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages Referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DD}	3.135	3.3	3.465	V
I/O Supply Voltage	V _{DDQ} *	3.135	3.3	V _{DD}	V
Input Low Voltage	VIL	-0.3	—	0.8	V
Input High Voltage	VIH	2	—	V _{DD} + 0.3	V
Input High Voltage I/O Pins	VIH2	2	—	V _{DDQ} + 0.3	V

* V_{DD} and V_{DDQ} are shorted together on the device and must be supplied with identical voltage levels.




Figure 5. Undershoot Voltage

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input Leakage Current (0 V \leq V _{in} \leq V _{DD})	I _{lkg(I)}	_	—	±1	μA	1
Output Leakage Current (0 V \leq V _{in} \leq V _{DDQ})	I _{lkg(O)}	—	—	±1	μA	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	IDDA	—	—	515 505 405	mA	2, 3, 4
CMOS Standby Supply Current (Device Deselected, Freq = 0, V_{DD} = Max, V_{DDQ} = Max, All Inputs Static at CMOS Levels)	I _{SB2}	—	—	40	mA	5, 6
TTL Standby Supply Current (Device Deselected, Freq = 0, V_{DD} = Max, V_{DDQ} = Max, All Inputs Static at TTL Levels)	I _{SB3}	—	—	145	mA	5, 7
Clock Running (Device Deselected, Freq = Max, VDD = Max, All InputsMCM63Z736/818-143 MCM63Z736/818-133 MCM63Z736/818-100Toggling at CMOS Levels)MCM63Z736/818-100	I _{SB4}	—	—	380 365 305	mA	5, 7
Hold Supply Current (Device Selected, Freq = Max, V _{DD} = Max, V _{DDQ} = Max, $\overline{CKE} \ge V_{DD} - 0.2$ V, All Inputs Static at CMOS Levels)	I _{DD1}	_	—	80	mA	6
Output Low Voltage (I _{OL} = 8 mA)	V _{OL}	_	_	0.4	V	
Output High Voltage (I _{OH} = -8 mA)	VOH	2.4	_	_	V	

NOTES:

1. LBO has an internal pullup and will exhibit leakage currents of $\pm 5 \mu$ A.

2. Reference AC Operating Conditions and Characteristics for Input and Timing.

3. All addresses transition simultaneously low (LSB) then high (MSB).

4. Data states are all zero.

5. Device in deselected mode as defined by the Truth Table.

6. CMOS levels for I/Os are $V_{IT} \le V_{SS} + 0.2$ V or $\ge V_{DDQ} - 0.2$ V. CMOS levels for other inputs are $V_{in} \le V_{SS} + 0.2$ V or $\ge V_{DD} - 0.2$ V.

7. TTL levels for I/O's are $V_{IT} \le V_{IL}$ or $\ge V_{IH2}$. TTL levels for other inputs are $V_{in} \le V_{IL}$ or $\ge V_{IH1}$.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 0° to 70°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _{in}	—	4	5	pF
Input/Output Capacitance	C _{I/O}	—	7	8	pF



AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} \pm 5\%, T_A = 0^\circ \text{ to } 70^\circ \text{C}$ Unless Otherwise Noted)

Input Timing Measurement Reference Level 1.8	5 V
Input Pulse Levels 0 to 3	3 V
Input Rise/Fall Time 1 V/ns (20% to 80	1%)

Output Timing Reference Leve	el
Output Load	See Figure 6 Unless Otherwise Noted
R _{0JA} Under Test	TBD

READ/WRITE CYCLE TIMING (See Notes 1 and 2)

				736–143 818–143 MHz	MCM63Z	2736–133 2818–133 MHz	MCM63Z	2736–100 2818–100 MHz		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time		^t KHKH	7.0	_	7.5	—	10	<u>_</u>	ns	
Clock High Pulse	e Width	^t KHKL	2.8	—	3	—	4	_	ns	3
Clock Low Pulse Width		^t KLKH	2.8	—	3	—	- 4	—	ns	3
Clock Access Time		^t KHQV	—	4.0	—	4.2	_	5	ns	
Output Enable to Output Valid		^t GLQV	—	4.0	—	4.2	_	5	ns	
Clock High to Output Active		^t KHQX1	1.5	_	1.5	_	1.5	—	ns	4, 5
Output Hold Time		^t KHQX	1.5	- 6	1.5	_	1.5	—	ns	4
Output Enable to Output Active		^t GLQX	0	+F	0	_	0	—	ns	4, 5
Output Disable to Q High–Z		^t GHQZ	-,9	3.5	_	3.5	_	3.5	ns	4, 5
Clock High to Q High–Z		^t KHQZ	1.5	3.5	1.5	3.5	1.5	3.5	ns	4, 5
Setup Times:	Address ADV Data In Write Chip Enable Clock Enable	^t ADKH ^t LVKH ^t DVKH ^t WVKH ^t EVKH ^t CVKH	2 2 1.7 2 2 2		2 2 1.7 2 2 2	—	2.2 2.2 2.2 2.2 2.2 2.2 2.2	—	ns	
Hold Times:	Address ADV Data In Write Chip Enable Clock Enable	^t KHAX ^t KHLX ^t KHDX ^t KHWX ^t KHEX ^t KHCX	0.5	_	0.5	_	0.5	_	ns	

NOTES:

1. Write is defined as any SBx and SW low. Chip Enable is defined as SE1 low, SE2 high, and SB3 low whenever ADV is low.

2. All read and write cycle timings are referenced from CK or \overline{G} .

3. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at V_{DDQ}/2. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC test conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels.

4. This parameter is sampled and not 100% tested.

5. Measured at $\pm 200 \text{ mV}$ from steady state.




Figure 6. AC Test Load








Figure 7. AC Timing Parameter Definitions



























PACKAGE DIMENSIONS

TQ PACKAGE 100-PIN TQFP CASE 983A-01




12

∮ L L1

VIEW AB

R1

A1



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- CONTROLLING DIMENSION: MILLIMETER.
 DATUM PLANE –H– IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
- DIALOW FEARMENT
 DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE -C-.
 DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD DROPPINGEN & MOUNT OF DETERMINED AT SEATING PLANE
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE –H–.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α		1.60		0.063		
A1	0.05	0.15	0.002	0.006		
A2	1.35	1.45	0.053	0.057		
b	0.22	0.38	0.009	0.015		
b1	0.22	0.33	0.009	0.013		
С	0.09	0.20	0.004	0.008		
c1	0.09	0.16	0.004	0.006		
D	22.00	BSC	0.866 BSC			
D1	20.00	BSC	0.787 BSC			
E	16.00	BSC	0.630 BSC			
E1	14.00	BSC	0.551 BSC			
е	0.65	BSC	0.026 BSC			
L	0.45	0.75	0.018	0.030		
L1	1.00	1.00 REF		0.039 REF		
L2	0.50	0.50 REF		0.020 REF		
S	0.20		0.008			
R1	0.08		0.003			
R2	0.08	0.20	0.003	0.008		
θ	0 °	7 °	0 °	7°		
θ1	0 °		0 °			
θ2	11 °	13 °	11 °	13°		
θ3	11 °	13 °	11 °	13°		

Ý

A



ARCHIVED BY FREESCALE SEMICOMPUCTOR, INC.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *Q* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447 TECHNICAL INFORMATION CENTER: 1–800–521–6274

HOME PAGE: http://motorola.com/semiconductors/

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T., Hong Kong. 852-26668334

