512K x 8 Bit Static Random **Access Memory**

The MCM6946/SCM6946 is a 4,194,304-bit static random access memory organized as 524,288 words of 8 bits. Static design eliminates the need for external clocks or timing strobes.


The MCM6946/SCM6946 is equipped with chip enable (\overline{E}) and output enable (G) pins, allowing for greater system flexibility and eliminating bus contention problems. Either input, when high, will force the outputs into high impedance.

The MCM6946 is available in a 400 mil, 36-lead surface-mount SOJ package.

- Single 3.3 V 5%, + 10% Power Supply


- Joess Time
 Japuts are TTL Compatible
 Inree–State Outputs
 Power Operation: 195/185/180/175 mA Maximum, Active AC
 Available in TSOP or SOJ Packages

BLOCK DIAGRAM



REV 8 1/29/99

MCM6946 **SCM6946**



PIN NAMES								
$\begin{array}{cccc} A0-A18 & Address Inputs \\ \hline \overline{W} & Write Enable \\ \hline \overline{G} & Output Enable \\ \hline \overline{E} & Chip Enable \\ DQ & Data Input/Output \\ NC & No Connection \\ V_{DD} & +3.3 \ V \ Power Supply \\ V_{SS} & Ground \\ \end{array}$								





PIN ASSIGNMENTS

•	400 MIL SOJ										
Α[1 •	36 DNC									
Α[2	35 🛮 A									
Α[3	34 🛘 A									
Α[4	33 🛮 A									
Α[5	32 🛮 A									
ĒΩ	6	31 🛭 G									
DQ [7	30 DQ									
DQ [8	29 DQ									
V_{DD} [9	28 V _{SS}									
V _{SS} [10	27 🛘 V _{DD}									
DQ [11	26 DQ									
DQ [12	25 DQ									
W	13	24 🛘 A									
ΑС	14	23 🛮 A									
Α[15	22 🛮 A									
Α[16	21 A									
Α[17	20 A									
Α[18	19 NC									

	TS	OP .	TYP	Έl	I	
NC I	1	•		44	Ь	NC
NC I	2			43	Ь	NC
ΑI	3			42	þ	NC
ΑI	4			41	þ	Α
ΑI	5			40	þ	Α
Αl	6			39	þ	Α
Αl	7			38	þ	Α
ΕI	8			37	þ	G
DQ [9			36	þ	DQ
DQ I	10)		35	þ.	DQ
V_{DD} I	11			34	þ	Vss
V _{SS} I	12	2		33	þ	V_{DD}
DQ I	13	}		32	þ	DQ
DQ I	14			31	þ	DQ
WI	15	5		30	þ	Α
Αl	16	6		29	þ	Α
Αl	17	,		28	þ	Α
Αl	18	}		27	þ	Α
Αl	19)		26	þ	Α
	20)		25	þ	NC
NC I	21			24	þ	NC
NC I	1 22)		23	h	NC

			DQ [W [A [13 24 14 23 15 22	DQ DQ A		ESEMICO	DQ W A A A
			A [] A []	16211720	A B	ESCA		A
			ΑД	18 19] NC			NC NC
TRUTH	I TABLI	Ē (X = D	on't Care	IVEDE				
Ē	G	W	N	lode	I/O Pin	Cycle	Current	
Н	Х	Х	Not S	Selected	High–Z	_	I _{SB1} , I _{SB2}	
L	Н	Н	Outpu	t Disabled	High-Z	_	I _{DDA}	
L	L	Н	F	Read	D _{out}	Read	I _{DDA}	
L	Х	L	V	Vrite	High–Z	Write	I _{DDA}	

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to VSS	V_{DD}	- 0.5 to 5.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{DD}	V _{in} , V _{out}	– 0.5 to V _{DD} + 0.5	V
Output Current (per I/O)	l _{out}	± 20	mA
Power Dissipation	PD	1.0	W
Temperature Under Bias	T _{bias}	– 10 to 85	°C
Operating Temperature	T _A	0 to 70	°C
Storage Temperature — Plastic	T _{stg}	- 55 to 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.



DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} - 5\%, + 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{DD}	3.135	3.3	3.6	V
Input High Voltage	VIH	2.2	_	V _{DD} + 0.3**	V
Input Low Voltage	V _{IL}	- 0.5*	_	0.8	V

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{DD})	l _{lkg(l)}	_	± 1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{Out} = 0$ to V_{DD})	l _{lkg(O)}	_	± 1.0	μΑ
Output Low Voltage (I _{OL} = + 8.0 mA)	V _{OL}	_	0.4	V
Output High Voltage (I _{OH} = – 4.0 mA)	VOH	2.4	_	V

POWER SUPPLY CURRENTS

Parameter		Symbol	0 to 70°C	Unit
AC Active Supply Current (Iout = 0 mA, VDD = Max)	SCM6946–8: t_{AVAV} = 8 ns MCM6946–10: t_{AVAV} = 10 ns MCM6946–12: t_{AVAV} = 12 ns MCM6946–15: t_{AVAV} = 15 ns	I _{DD}	195 185 180 175	mA
AC Standby Current (V _{DD} = Max, \overline{E} = V _{IH} , No Other Restrictions on Other Inputs)	SCM6946–8: t_{AVAV} = 8 ns MCM6946–10: t_{AVAV} = 10 ns MCM6946–12: t_{AVAV} = 12 ns MCM6946–15: t_{AVAV} = 15 ns	I _{SB1}	55 50 50 45	mA
CMOS Standby Current ($\overline{E} \ge V_{DD} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$ or $\ge (V_{DD} = \text{Max}, f = 0 \text{ MHz})$	I _{SB2}	20	mA	

CAPACITANCE (f = 1.0 MHz, dV = 3.3 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

	Symbol	Тур	Max	Unit	
Input Capacitance	All Inputs Except Clocks and DQs $\overline{E}, \overline{G}, \overline{W}$	C _{in} C _{ck}	4 5	6 8	pF
Input/Output Capacitance	DQ	C _{I/O}	5	8	pF

 $^{^*}$ V_{IL} (min) = - 0.5 V dc; V_{IL} (min) = - 2.0 V ac (pulse width \leq 2.0 ns). ** V_{IH} (max) = V_{DD} + 0.3 V dc; V_{IH} (max) = V_{DD} + 2.0 V ac (pulse width \leq 2.0 ns).



AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} - 5\%, + 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time	Output Load See Figure 1
Input Timing Measurement Reference Level 1.5 V	

READ CYCLE TIMING (See Notes 1 and 2)

		SCM6946-8 MCM6946-10		MCM6946-12 MCM6946-15			946–15				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	t _{AVAV}	8	_	10	_	12	_	15	_	ns	3
Address Access Time	t _{AVQV}	_	8	_	10	_	12	_	15	ns	
Enable Access Time	t _{ELQV}	_	8	_	10	_	12	#3	15	ns	4
Output Enable Access Time	tGLQV	_	4	_	5	_	6	-1_	7	ns	
Output Hold from Address Change	t _{AXQX}	2	_	2	_	2	5-	2	_	ns	
Enable Low to Output Active	t _{ELQX}	3	_	3	_	3	_	3	_	ns	5, 6, 7
Output Enable Low to Output Active	^t GLQX	0	_	0	160	0	_	0	_	ns	5, 6, 7
Enable High to Output High–Z	^t EHQZ	0	4	0	5	0	6	0	7	ns	5, 6, 7
Output Enable High to Output High–Z	^t GHQZ	0	4	0	5	0	6	0	7	ns	5, 6, 7

NOTES:

- 1. W is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.
- 5. At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
- 6. Transition is measured \pm 200 mV from steady–state voltage.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E} \le V_{IL}$, $\overline{G} \le V_{IL}$).




TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

Figure 1. AC Test Load



READ CYCLE 1 (See Note 8)








WRITE CYCLE 1 (W Controlled; See Notes 1, 2, and 3)

		SCM6946-8 MCM6		MCM6946-10 MCM6946-12		MCM6946-15					
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	8	_	10	_	12	_	15	_	ns	4
Address Setup Time	tAVWL	0.5	_	0.5	_	0.5	_	0.5	_	ns	
Address Valid to End of Write	^t AVWH	8	_	9	_	10	_	12	_	ns	
Address Valid to End of Write (G High)	^t AVWH	7	_	8	_	9	_	10	_	ns	
Write Pulse Width	tWLWH tWLEH	8	_	9	_	10	_	12	_	ns	
Write Pulse Width (G High)	tWLWH tWLEH	7	_	8	_	9	_	10	<u> </u>	ns	
Data Valid to End of Write	tDVWH	6	_	6	_	6	-	7	_	ns	
Data Hold Time	tWHDX	0	_	0	_	0	40,	0	_	ns	
Write Low to Data High–Z	tWLQZ	0	4	0	5	0	6	0	7	ns	5, 6, 7
Write High to Output Active	tWHQX	3	_	3	=0	3	_	3		ns	5, 6, 7
Write Recovery Time	tWHAX	0	_	0	112	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high–impedance state.
- 4. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 5. Transition is measured \pm 200 mV from steady–state voltage.
- 6. This parameter is sampled and not 100% tested.
- 7. At any given voltage and temperature, t_{WLQZ} max < t_{WHQX} min, both for a given device and from device to device.

WRITE CYCLE 1 (W Controlled; See Notes 1, 2, and 3)






WRITE CYCLE 2 (E Controlled; See Notes 1, 2, and 3)

		SCM6	946–8	MCM6	946–10	МСМ6	946–12	MCM69	946–15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	8	_	10	_	12	_	15	_	ns	4
Address Setup Time	^t AVEL	0	_	0	_	0	_	0		ns	
Address Valid to End of Write	^t AVEH	8	_	9	_	10	_	12	-	ns	
Address Valid to End of Write (G High)	^t AVEH	7	_	8	_	9	_	10	_	ns	
Enable Pulse Width	^t ELEH, ^t ELWH	8	_	9	_	10	_	12		ns	5, 6
Enable Pulse Width (G High)	^t ELEH, ^t ELWH	7	_	8	_	9	_	10	_	ns	5, 6
Data Valid to End of Write	^t DVEH	6	_	6	_	6	_	7	_	ns	
Data Hold Time	^t EHDX	0	_	0	_	0	-	0		ns	
Write Recovery Time	^t EHAX	0	_	0	_	0		0		ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 4. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 5. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high–impedance condition.
- 6. If \overline{E} goes high coincident with or before $\overline{\overline{W}}$ goes high, the output will remain in a high–impedance condition.

WRITE CYCLE 2 (E Controlled; See Notes 1, 2, and 3)




ORDERING INFORMATION (Order by Full Part Number)





PACKAGE DIMENSIONS

YJ PACKAGE 400 MIL SOJ CASE 893-02



NOTES:

- (OTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.

 3. TO BE DETERMINED AT PLANE -T-.

 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION MOLD PROTRUSION SHALL NOT EXCEPT D
- EXCEED 0.006 (0.15) PER SIDE.


 5. DIMENSION A AND B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE.


	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.920	0.930	23.37	23.62		
В	0.395	0.405	10.03	10.29		
С	0.128	0.148	3.25	3.76		
D	0.015	0.020	0.38	0.51		
Е	0.082	-	2.08			
F	0.026	0.032	0.66	0.81		
G	0.050	BSC	1.27 BSC			
K	0.035	0.55	0.90	1.40		
L	0.025	0.025 BSC		BSC		
N	0.035	0.045	0.90	1.14		
Р	0.435	0.445	11.05	11.30		
R	0.370	BSC	9.40 BSC			
R1	0.030	0.040	0.76	1.02		








TS PACKAGE 44-LEAD TSOP TYPE II CASE 924A-02











NOTES

- DIMENSIONINS AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. DIMENSIONS IN MILLIMETER.
- 3. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.15 PER SIDE.
- DIMENSION 5 DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.58.

	MILLIMETERS				
DIM	MIN	MAX			
Α	_	1.20			
A1	0.05	0.15			
A2	0.95	1.05			
b	0.30	0.45			
С	0.12	0.21			
D	18.28	18.54			
е	0.80 BSC				
Е	11.56	11.96			
E1	10.03	10.29			
L	0.40	0.60			
θ	0 °	5°			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

- http://sps.motorola.com/mfax/

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan. 81-3-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T., Hong Kong. 852-26629298

CUSTOMER FOCUS CENTER: 1-800-521-6274



HOME PAGE: http://motorola.com/sps/