



Figure Number	LIST OF FIGURES	Page Number
1-1	Block Diagram .....	1-5
1-2	MC68377 Address Map .....	1-15
2-1	System Architecture .....	2-2
2-2	CPU32X Internal Architecture .....	2-3
2-3	IPIPE[1:0] Timing Diagram .....	2-13
2-4	IPIPE[1] Timing Diagram In a Burst Fetch Cycle (Part 1) .....	2-14
2-4	IPIPE[1:0] Timing Diagram in a Burst Fetch Cycle (Part 2) .....	2-15
2-4	IPIPE[1:0] Timing Diagram in a Burst Fetch Cycle (Part 3) .....	2-16
2-5	IPIPE[1:0] DEMUX Logic .....	2-17
2-6	IPIPE[2] Timing Diagram .....	2-19
2-7	Pipe Tracking Operation In Loop Mode .....	2-21
2-8	Pipe Tracking Flowchart (Part 1) .....	2-22
2-9	Pipe Tracking Flowchart (Part 2) .....	2-23
3-1	BIM Block Diagram .....	3-2
3-2	BIM Master Mode Configuration .....	3-4
3-3	BIM Single Chip Configuration .....	3-5
3-4	BIM Emulator Mode Configuration .....	3-7
3-5	BIM Module Address Decoding .....	3-17
3-6	Port Loopback Logic on Optional Pins .....	3-25
3-7	PORT F Register Block Diagram .....	3-39
3-8	BIM Clocks Block Diagram .....	3-54
3-9	Lock Detect Sequence .....	3-57
3-10	PLL Block Diagram Crystal Oscillator .....	3-65
3-11	Crystal Oscillator .....	3-66
3-12	RESET Block Diagram .....	3-68
3-13	System Protection Block Diagram .....	3-73
3-14	Software Watchdog, Real-Time Clock and Prescaler .....	3-83
3-15	Software Watchdog Timer Block Diagram .....	3-87
3-16	Real-Time Clock Flow .....	3-90
3-17	Real-Time Clock Block Diagram .....	3-92
3-18	Flow Diagram of 32-Bit Chained Mode Operation .....	3-94
3-19	32-Bit Timer Operation Block Diagram .....	3-97
3-20	Block Diagram of Asynchronous Chip Select .....	3-101
3-21	Supported NV Memory Configurations .....	3-111
3-22	SRAM Configurations .....	3-112
3-23	BCS Control of Two Like Type Memories, MT = 00 .....	3-113
3-24	Sync SRAM in 2-1-1 Burst Read Application (MT = 10) .....	3-114
3-25	BCS Block Diagram .....	3-115
3-26	HPCE Functional Operation .....	3-120
3-27	Effect of HPCE on BCS Operation, Initial Period = 0. ....	3-121
3-28	BCS State Machine for Burst, Pipeline, and Async Protocols .....	3-122

## Figure Number

## Page Number



3-29	Non-Burst Read to 16-Bit Sync Memory .....	3-124
3-30	Non-Burst Write to 16-Bit Sync Memory .....	3-125
3-31	16-Bit Non-Burst Cycle to 8-Bit Memory .....	3-126
3-32	2 CLK Read/Write Cycles to Async Memory .....	3-127
3-33	Burst Read Protocol, (MT = 00 or 01) .....	3-131
3-34	Burst Read Protocol, (MT = 00 or 01) .....	3-132
3-35	Pipelined Read Protocol (MT = 10) .....	3-134
3-36	Pipelined Read Protocol (MT = 10) .....	3-135
3-37	Pipelined Read Protocol (MT = 10) .....	3-136
3-38	Burst Read Protocol, (MT = 00 or 01) .....	3-137
3-39	Even Byte Transfer to 8-Bit Device .....	3-141
3-40	Byte Operand to 8-Bit Device, Odd (A0 = 1) .....	3-141
3-41	Byte Operand to 16-Bit Device, Even (A0 = 0) .....	3-142
3-42	Byte Operand to 16-Bit Device, Odd (A0 = 1) .....	3-142
3-43	Word Operand to 8-Bit Device, Aligned .....	3-143
3-44	Word Operand to 16-Bit Device, Aligned .....	3-143
3-45	Long-Word Operand to 16-Bit Device, Aligned .....	3-144
3-46	Long-Word Operand to 8-Bit Device, Aligned .....	3-144
3-47	Read Cycle Flowchart .....	3-147
3-48	Write Cycle Flowchart .....	3-149
3-49	Master Mode — 2-Clock Bus Cycle .....	3-150
3-50	Master Mode — 3 Clock Bus Cycle .....	3-150
3-51	Burst Cycle State Machine .....	3-152
3-52	Burst Read — Master Termination .....	3-154
3-53	Burst Read — Slave Termination .....	3-155
3-54	IACK Sequence Flow, External Vector .....	3-157
3-55	IACK Cycle — External Vector .....	3-158
3-56	$\overline{\text{EBR}}$ Timing .....	3-159
4-1	An MCU With a FASRAM Module .....	4-2
4-2	Timing Relationships Between the FAB and VB .....	4-6
4-3	FASRAM Module Address Decoding .....	4-13
5-1	TPU3 Block Diagram .....	5-1
5-2	TCR1 Prescaler Control .....	5-7
5-3	TCR2 Prescaler Control .....	5-8
6-1	DPTRAM Configuration .....	6-2
7-1	QSM Block Diagram .....	7-2
7-2	QSM(B) Memory Map .....	7-3
7-3	QSM_A Memory Map .....	7-4
7-4	QSPI Submodule Diagram .....	7-20
7-5	Organization of the QSPI RAM .....	7-29
7-6	Flowchart of QSPI Initialization Operation .....	7-33
7-7	Flowchart of QSPI Master Operation (Part 1) .....	7-34

## Figure Number

## Page Number



7-8	Flowchart of QSPI Master Operation (Part 2) .....	7-35
7-9	Flowchart of QSPI Master Operation (Part 3) .....	7-36
7-10	Flowchart of QSPI Slave Operation (Part 1) .....	7-37
7-11	Flowchart of QSPI Slave Operation (Part 2) .....	7-38
7-12	SCI Receiver Block Diagram .....	7-47
7-13	SCI Transmitter Block Diagram .....	7-48
7-14	Start Search Example 1 .....	7-60
7-15	Start Search Example 2 .....	7-60
7-16	Start Search Example 3 .....	7-61
7-17	Start Search Example 4 .....	7-61
7-18	Start Search Example 5 .....	7-62
7-19	Start Search Example 6 .....	7-62
7-20	Start Search Example 7 .....	7-63
8-1	QADC64 Block Diagram .....	8-1
8-2	QADC64 Input and Output Signals .....	8-3
8-3	Example of Full External Multiplexing .....	8-10
8-4	QADC64 Module Block Diagram .....	8-12
8-5	Conversion Timing .....	8-13
8-6	Bypass Mode Conversion Timing .....	8-13
8-7	QADC64 Queue Operation with Pause .....	8-16
8-8	QADC64 Clock Subsystem Functions .....	8-26
8-9	QADC64 Clock Programmability Examples .....	8-28
8-10	QADC64 Interrupt Flow Diagram .....	8-30
8-11	QADC64 Interrupt Vector Format .....	8-33
8-12	QADC64 Conversion Queue Operation .....	8-46
8-13	AMUX/QADC64 Configured for Mixed Multiplexing .....	8-55
8-14	Analog Multiplexer Submodule Charging Current Illustration .....	8-57
9-1	Configurable Timer Module, CTM9 Block Diagram .....	9-2
9-2	FCSM Block Diagram .....	9-5
9-3	MCSM Block Diagram .....	9-9
9-4	SASM Block Diagram .....	9-15
9-5	SASM Block Diagram (Channel A) .....	9-16
9-6	DASM Block Diagram .....	9-24
9-7	Input Pulse Width Measurement Example .....	9-27
9-8	Input Period Measurement Example .....	9-28
9-9	DASM Input Capture Example .....	9-29
9-10	Single Shot Output Pulse Example .....	9-31
9-11	Single Shot Output Transition Example .....	9-31
9-12	DASM Output Pulse Width Modulation Example .....	9-33
9-13	Pulse Width Modulation Submodule Block Diagram .....	9-39
9-14	CPSM Block Diagram .....	9-52
9-15	CTM9 Example — Single Edge Input Capture .....	9-55
9-16	CTM9 Example — Double Capture Pulse Width Measurement .....	9-56
9-17	CTM9 Example — Double Capture Period Measurement .....	9-57

## Figure Number

## Page Number



9-18	CTM9 Example — Single Edge Output Compare .....	9-58
9-19	CTM9 Example — Double Edge Output Compare .....	9-59
9-20	CTM9 Example — Pulse Width Modulation Output .....	9-60
10-1	TouCAN Block Diagram .....	10-1
10-2	Typical CAN Network .....	10-3
10-3	TouCAN Interrupt Vector Generation .....	10-19
10-4	TouCAN Message Buffer Memory Map .....	10-22
11-1	DLCMD2 Block Diagram .....	11-3
11-2	Typical Transmit/Receive Operation .....	11-5
11-3	VPW Signal Waveforms .....	11-13
11-4	Huntzicker Waveform Message .....	11-14
11-5	Start of Frame Symbol .....	11-14
11-6	Passive “0” and Active “0” .....	11-15
11-7	Passive “1” and Active “1” .....	11-15
11-8	End of Data Symbol .....	11-15
11-9	End of Frame Symbol .....	11-16
11-10	Break Symbol Controller Module (DLCMD2) .....	11-16
11-11	Support For External Transceiver .....	11-17
11-12	DLCMD2 Operation Modes .....	11-18
11-13	STOP Power Mode (No STOP Bit Set) .....	11-20
11-14	DEBUG Power Mode (IFEEZEB or SOFT_FRZ) .....	11-21
11-15	STOP Power Mode (STOP Bit Set) .....	11-21
11-16	LPSTOP Power Mode .....	11-22
11-17	DLCMD2 SDATA Block Diagram .....	11-34
11-18	TxFIFO Block Diagram .....	11-38
11-19	RxFIFO Block Diagram .....	11-44
11-20	Completion Code Byte Bit Definitions .....	11-44
11-21	SOF Symbol Too Short .....	11-47
11-22	Figure 1-23 Short Bit Too Short .....	11-47
11-23	Long Bit Too Long .....	11-48
11-24	EOD and EOF Too Short .....	11-48
11-25	Normalization Bit Too Short .....	11-49
11-26	Normalization Bit Too Long .....	11-49
11-27	DLCMD2 Interrupt Vector Generation (IRQ_PLUG = 0) .....	11-52
11-28	Types of IFR .....	11-55
11-29	J1850 Node .....	11-56
11-30	DLCMD2 External Connections .....	11-58
12-1	SRAM Module Configuration .....	12-2
D-1	TPU3 Memory Map .....	D-1
D-2	PTA Parameters .....	D-4
D-3	QOM Parameters .....	D-6
D-4	TSM Parameters — Master Mode .....	D-8

## Figure Number

## Page Number



D-5	TSM Parameters — Slave Mode .....	D-9
D-6	FQM Parameters .....	D-11
D-7	UART Transmitter Parameters .....	D-13
D-8	UART Receiver Parameters .....	D-14
D-9	NITC Parameters .....	D-16
D-10	COMM Parameters, Part 1 of 2 .....	D-18
D-11	COMM Parameters, Part 2 of 2 .....	D-19
D-12	HALLD Parameters .....	D-20
D-13	MCPWM Parameters — Master Mode .....	D-22
D-14	MCPWM Parameters — Slave Edge-Aligned Mode .....	D-23
D-15	MCPWM Parameters — Slave Ch A Non-Inverted Center-Aligned Mode ...	D-24
D-16	MCPWM Parameters — Slave Ch B Non-Inverted Center-Aligned Mode ...	D-25
D-17	MCPWM Parameters — Slave Ch A Inverted Center-Aligned Mode .....	D-26
D-18	MCPWM Parameters — Slave Ch B Inverted Center-Aligned Mode .....	D-27
D-19	FQD Parameters — Primary Channel .....	D-29
D-20	FQD Parameters — Secondary Channel .....	D-30
D-21	PPWA Parameters .....	D-32
D-22	OC Parameters .....	D-34
D-23	PWM Parameters .....	D-36
D-24	DIO Parameters .....	D-38
D-25	SPWM Parameters, Part 1 of 2 .....	D-40
D-26	SPWM Parameters, Part 2 of 2 .....	D-41
D-27	Two Possible SIOP Configurations .....	D-42
D-28	SIOP Parameters .....	D-43
D-29	SIOP Function Data Transition Example .....	D-47
E-1	External / 1:1 PLL CLOCK Input Timing .....	E-6
E-2	CLKOUT and BCLK Output Timing .....	E-6
E-3	Read Cycle .....	E-7
E-4	Burst Read Cycle — Initiation .....	E-8
E-5	Burst Read Cycle — Completion .....	E-9
E-6	Write Cycle .....	E-10
E-7	Write Cycle With One Wait State .....	E-11
E-8	Alternate Bus Mastership .....	E-12
E-9	EBR — Alternate Master Bus Release .....	E-13
E-10	Non-Burst Show Cycle Timing .....	E-14
E-11	Burst Show Cycle Timing .....	E-15
E-12	Digital Input/Output and IRQ Output .....	E-16
E-13	Reset and Mode Select .....	E-17
E-14	Burst Write Cycle Timing — Initiation .....	E-18
E-15	Burst Write Cycle Timing — Completion .....	E-19
E-16	Background Debug Mode (Freeze Assertion) .....	E-21
E-17	Background Mode (Serial Communication) .....	E-21
E-18	QOUT Assertion .....	E-22
E-19	Pipe Tracking Pin .....	E-22
E-20	Visibility Bus .....	E-23

**Figure  
Number**

**Page  
Number**

E-21	QSPI Timing — Master, CPHA = 0 .....	E-27
E-22	QSPI Timing — Master, CPHA = 1 .....	E-28
E-23	QSPI Timing — Slave, CPHA = 0 .....	E-28
E-24	QSPI Timing — Slave, CPHA = 1 .....	E-29

