Paragraph Number

TABLE OF CONTENTS

Page Number

PREFACE

Section 1
OVERVIEW

Section 2
SIGNAL DESCRIPTIONS

Section 3
CENTRAL PROCESSING UNIT

Section 4
BURST BUFFER CONTROLLER MODULE

Section 5
UNIFIED SYSTEM INTERFACE UNIT (USIU)

Section 6
SYSTEM CONFIGURATION AND PROTECTION

Section 7
RESET

Section 8
CLOCKS AND POWER CONTROL

Section 9
EXTERNAL BUS INTERFACE

Section 10
MEMORY CONTROLLER

Section 11
L-BUS TO U-BUS INTERFACE (L2U)

Section 12
U-BUS TO IMB3 BUS INTERFACE (UIMB)

Section 13
QUEUED ANALOG-TO-DIGITAL CONVERTER (QADC64E)

Section 14
QUEUED SERIAL MULTI-CHANNEL MODULE

Section 15
DATA LINK CONTROLLER MODULE (DLCMD2)

Section 16
CAN 2.0B CONTROLLER MODULE

Section 17
MODULAR I/O SYSTEM (MIOS14)

Section 18
TIME PROCESSOR UNIT 3

Section 19
DUAL-PORT TPU RAM (DPTRAM)

Section 20
CDR3 FLASH (UC3F) EEPROM

Section 21
CALRAM OPERATION

Section 22
DEVELOPMENT SUPPORT

Section 23
READI MODULE

Section 24
IEEE 1149.1-COMPLIANT INTERFACE (JTAG)

Appendix A
INTERNAL MEMORY MAP

Appendix B
REGISTER GENERAL INDEX

Appendix C
REGISTER DIAGRAM INDEX

Appendix D
TPU ROM FUNCTIONS

Appendix E
ELECTRICAL CHARACTERISTICS

INDEX