



PREFACE

**Section 1
OVERVIEW**

1.1 Introduction	1-1
1.2 Module List	1-1
1.3 Referenced Documents	1-1
1.4 Feature List	1-2
1.5 Functional Block Diagram	1-4

**Section 2
CPU32X**

2.1 Features	2-1
2.2 CPU32X System Architecture	2-1
2.3 Optimizing System Performance	2-2
2.4 Instruction Execution	2-2
2.4.1 Resource Scheduling	2-2
2.4.2 Microsequencer	2-3
2.4.3 Instruction Pipeline	2-4
2.4.4 Instruction Queue	2-4
2.5 Bus Controller Resources	2-4
2.5.1 Prefetch Controller	2-5
2.5.2 Write-Pending Buffer	2-5
2.5.3 Microbus Controller	2-5
2.6 Execution Unit	2-6
2.7 Instruction Execution Examples	2-6
2.7.1 Execution Overlap	2-6
2.8 Operand Accesses	2-7
2.8.1 Move (A0),D0 A0 = FASRAM	2-7
2.9 Move (A0),D0 A0! = FASRAM	2-7
2.10 Burst Start-up	2-8
2.11 Exceptions	2-8
2.11.1 Standard Bus Cycle Exceptions	2-8
2.11.2 Burst Bus Cycle Exceptions	2-8
2.11.2.1 Burst Breakpoint	2-9
2.11.2.2 Burst Bus Error	2-9
2.12 Interrupt Response Time	2-9
2.13 Power	2-10
2.14 Debugging Support	2-11
2.14.1 Background Debug Mode	2-11
2.14.2 Breakpoint	2-11



2.14.3 Pipe Tracking	2-11
2.14.3.1 Instruction Queue and Pipeline	2-11
2.14.4 PIPE Tracking Operations	2-12
2.14.4.1 IPIPE[0]	2-12
2.14.4.2 IPIPE[1]	2-12
2.14.4.3 IPIPE[2]	2-17
2.14.4.4 Loop Mode	2-21
2.14.5 Pipe Tracking Flowchart	2-22
2.15 IMB Interface and External Pins	2-24
2.16 Basic Electrical Specifications	2-24
2.17 Test Features	2-24

Section 3

BURST INTEGRATION MODULE (BIM)

3.1 Introduction	3-1
3.1.1 Features	3-1
3.1.2 Sub Modules	3-1
3.1.3 Clocks	3-2
3.1.4 BIM Operation	3-3
3.1.5 RESET Configuration	3-8
3.1.5.1 Operation Mode Selection	3-8
3.1.5.2 Pin Function Selection	3-9
3.1.5.3 PLL Mode Selection	3-11
3.1.5.4 Background Debug Mode Selection	3-11
3.1.5.5 Default Configuration Override During RESET	3-12
3.1.6 EBR Operation	3-14
3.1.7 Interrupt Operation	3-14
3.1.8 LPSTOP Operation	3-14
3.1.9 Emulator Support	3-15
3.1.9.1 External Port Replacement Indication	3-15
3.1.9.2 Internal Module Control Block Indication	3-15
3.1.9.3 Other Access Indication	3-16
3.1.10 Module Mapping	3-16
3.1.10.1 BIM Memory Map	3-17
3.1.10.2 Module Configuration Register (MCR)	3-19
3.1.11 Module Disable Register (MDR)	3-21
3.1.12 Port Configuration Shadow Register (PCON)	3-22
3.2 BIM Ports	3-23
3.2.1 Port Operation	3-24
3.2.2 Port Register Access	3-24
3.2.3 Optional Pins	3-24
3.2.4 Port A/B Operation	3-25
3.2.4.1 Port A/B Data Direction Register (DDRAB)	3-26

Paragraph Number

Page Number



3.2.4.2	Port A Output Data Register (PORTA)	3-26
3.2.4.3	Port A Pin Data Register (PORTAP)	3-27
3.2.4.4	Port B Output Data Register (PORTB)	3-27
3.2.4.5	Port B Pin Data Register (PORTBP)	3-27
3.2.5	Port C Operation.	3-28
3.2.5.1	Port C Pin Assignment Register (PCPAR)	3-28
3.2.5.2	Port C Data Direction Register (DDRC)	3-29
3.2.5.3	Port C Output Data Register (PORTC)	3-29
3.2.5.4	Port C Pin Data Register (PORTCP)	3-30
3.2.6	Port D Operation.	3-30
3.2.6.1	Port D Pin Assignment Register (PDPAR)	3-31
3.2.6.2	Port D Data Direction Register (DDRD)	3-32
3.2.6.3	Port D Output Data Register (PORTD)	3-32
3.2.6.4	Port D Pin Data Register (PORTDP)	3-33
3.2.7	Port E Operation.	3-33
3.2.7.1	Port E Pin Assignment Register (PEPAR)	3-34
3.2.7.2	Port E Data Direction Register (DDRE)	3-35
3.2.7.3	Port E Output Data Register (PORTE)	3-35
3.2.7.4	Port E Pin Data Register (PORTEP)	3-35
3.2.8	Port F Operation.	3-36
3.2.8.1	Port F Pin Assignment Register (PFPAR)	3-40
3.2.8.2	Port F Data Direction Register (DDRF)	3-40
3.2.8.3	Port F Output Data Register (PORTF)	3-41
3.2.8.4	Port F Pin Data Register (PORTFP)	3-41
3.2.8.5	Port F Edge-Detect Flag Register (PORTFE)	3-42
3.2.8.6	Port F Edge-Detect I/O Interrupt Enable (PFEER)	3-42
3.2.8.7	Port F Interrupt Level Register (PFLVR)	3-43
3.2.9	Port G/H Operation.	3-44
3.2.9.1	Port G Data Direction Register (DDRG)	3-44
3.2.9.2	Port G Output Data Register (PORTG)	3-44
3.2.9.3	Port G Pin Data Register (PORTGP)	3-45
3.2.9.4	Port H Data Direction Register (DDRH)	3-45
3.2.9.5	Port H Output Data Register (PORTH)	3-45
3.2.9.6	Port H Pin Data Register (PORTHP)	3-46
3.2.10	Port K Operation.	3-46
3.2.10.1	Port K Pin Assignment Register (PKPAR)	3-47
3.2.10.2	Port K Data Direction Register (DDRK)	3-48
3.2.10.3	Port K Output Data Register (PORTK)	3-48
3.2.10.4	Port K Pin Data Register (PORTKP)	3-48
3.3	Signal Definitions	3-49
3.3.1	Port A, B, and C Signals.	3-49
3.3.1.1	Address Bus (A[23:0])	3-49
3.3.2	Port D Signals.	3-49

Paragraph Number

Page Number



3.3.2.1	Chip Select ($\overline{CS}[3:1]$)	3-49
3.3.2.2	Freeze (FREEZE)	3-49
3.3.2.3	Quotient Out (QUOT)	3-49
3.3.2.4	Emulation Mode Chip Selects (CSE1)	3-49
3.3.2.5	Breakpoint (\overline{BKPT})	3-49
3.3.2.6	Development Serial In, Out, Clock (DSI, DSO, DSCLK)	3-49
3.3.2.7	Instruction Pipe (IPIPE[2:0])	3-50
3.3.3	Port E Signals	3-50
3.3.3.1	Function Codes	3-50
3.3.3.2	Chip Selects ($\overline{CS}[7:5]$)	3-50
3.3.3.3	System Clock (CLKOUT)	3-50
3.3.3.4	Transfer Size (SIZE)	3-50
3.3.3.5	Address Strobe (\overline{AS})	3-50
3.3.3.6	Data Strobe (\overline{DS})	3-51
3.3.3.7	Read/Write (R/\overline{W})	3-51
3.3.4	PORT F SIGNALS	3-51
3.3.4.1	Interrupt Request ($\overline{IRQ}[6:1]$, \overline{IRQX})	3-51
3.3.4.2	Bus Error (\overline{BERR})	3-51
3.3.4.3	Chip Select ($\overline{CS4}$)	3-51
3.3.4.4	PORT G/H SIGNALS	3-51
3.3.4.5	Data Bus (D[15:0])	3-51
3.3.5	Port K Signals	3-51
3.3.5.1	Burst Chip Select Control (BCLK, BWE, BOE, BAA, LBA)	3-52
3.3.5.2	Burst Request (BREQ)	3-52
3.3.5.3	Burst Transfer Acknowledge (BTACK)	3-52
3.3.5.4	Data Transfer Acknowledge (\overline{DTACK})	3-52
3.3.6	RESET OUT (\overline{RSTOUT})	3-52
3.3.6.1	Emulation Mode Chip Selects (CSE0)	3-52
3.3.7	RESET (\overline{RESET})	3-52
3.3.8	Crystal Oscillator (EXTAL, XTAL)	3-52
3.3.9	External Filter Capacitor (XFCN, XFCP)	3-52
3.3.10	Synthesizer Power (V_{DDSYN})	3-53
3.3.11	Synthesizer Ground (V_{SSSYN})	3-53
3.3.12	External Bus Request (\overline{EBR})	3-53
3.3.12.1	Three-State Control (\overline{TSC})	3-53
3.3.12.2	Floating External Pins	3-53
3.4	Clocks	3-53
3.4.1	BIM Clock Modes	3-54
3.4.2	System Clocks Generation	3-55
3.4.2.1	Programming System Clocks Frequency	3-56
3.4.3	PLL Lock Detection	3-56
3.4.3.1	PLL Loss of Lock Conditions	3-58
3.4.3.2	PLL Loss of Lock RESET	3-58

Paragraph Number

Page Number



3.4.3.3	Loss of Lock RESET during LPSTOP	3-58
3.4.4	Loss of Clock Detection	3-58
3.4.4.1	Alternate Clock Selection	3-59
3.4.4.2	Loss of Clock RESET	3-59
3.4.4.3	Loss of Clock During LPSTOP	3-59
3.4.5	LPSTOP Operation	3-60
3.4.5.1	Incurred Clock Start-Up	3-61
3.4.6	Clock Control Registers	3-62
3.4.6.1	Synthesizer Control Register (SYNCR)	3-62
3.4.6.2	Synthesizer Status Register (SYNST)	3-63
3.4.7	PLL Operation	3-64
3.4.7.1	Phase/Frequency Detector (PFD)	3-66
3.4.7.2	Charge Pump/Loop Filter	3-66
3.4.7.3	VCO	3-67
3.4.7.4	MFD	3-67
3.4.7.5	Clock Delay	3-67
3.4.8	RESET Operation	3-67
3.4.8.1	Sources of RESET	3-68
3.4.8.2	External RESET	3-69
3.4.8.3	Power-On RESET	3-69
3.4.8.4	Software Watchdog RESET	3-70
3.4.8.5	Double Bus Fault RESET	3-70
3.4.8.6	Loss of Clock RESET	3-70
3.4.8.7	Loss of Lock RESET	3-70
3.4.8.8	Test RESET	3-70
3.4.8.9	System RESET	3-70
3.4.8.10	RESET Assertion by an External Device	3-71
3.4.8.11	Internal RESET Request	3-71
3.4.8.12	Power-On RESET	3-71
3.4.8.13	RESET Status Register (RSR)	3-71
3.5	System Protection	3-72
3.5.1	Timer Section Functions	3-73
3.5.1.1	Software Watchdog Interval Timer (SWDOG)	3-73
3.5.1.2	Real-Time Clock (RTC)	3-74
3.5.2	SWDOG and RTC Configured as 32-Bit Interval Timer	3-74
3.5.2.1	Prescaler	3-75
3.5.3	Monitor Functions	3-75
3.5.3.1	Bus Cycle Timeout Monitor	3-75
3.5.3.2	Double Bus Fault Monitor (DBF)	3-76
3.5.3.3	Spurious Interrupt Monitor (SPM)	3-76
3.5.4	Disabling The System Protection Sub-Module	3-77
3.5.4.1	SYSPROT Disable Bit	3-77
3.5.4.2	Timer Section Disable	3-77



3.5.4.3	Bus Monitor Disable	3-77
3.5.5	Programming Model	3-77
3.5.6	System Protection Registers	3-78
3.5.6.1	System Protection Control Register (SYPCR) (V4 and V5)	3-78
3.5.6.2	Timer Control Register (TIC)	3-80
3.5.6.3	Timer Interrupt Vector Register (TIV)	3-81
3.5.6.4	SWDOG Service Register (SWS)	3-82
3.5.7	Timer Section	3-82
3.5.7.1	System Protection Prescaler (PRE)	3-83
3.5.7.2	Timer Section Disable	3-84
3.5.8	Software Watchdog and Real-Time Clock Interrupts	3-84
3.5.9	SWDOG Interval Register (SWI)	3-84
3.5.9.1	Real-Time Interval Register (RTI)	3-85
3.5.9.2	Software Watchdog Interval Timer Operation (SWIT)	3-86
3.5.9.3	Software Watchdog Time-Out Interval	3-87
3.5.9.4	SWDOG Interval Calculation	3-88
3.5.9.5	SWDOG Service Sequence	3-88
3.5.9.6	Real-Time Interval Counter and RTC Operation (RTIT)	3-89
3.5.9.7	RTC Time-Out Interval	3-91
3.5.9.8	RTC Interval Calculation	3-91
3.5.9.9	RTC and SWDOG in 32-Bit Mode	3-93
3.5.9.10	32-Bit Timer Interval Calculation	3-95
3.5.9.11	Timer Application Example	3-95
3.5.10	Low Power STOP Operation (LPSTOP)	3-97
3.5.10.1	RTC and LPSTOP Operation	3-97
3.5.10.2	SWDOG and LPSTOP Operation	3-98
3.5.10.3	32-Bit Timer and LPSTOP Operation	3-98
3.5.10.4	Monitors and LPSTOP Operation	3-98
3.5.11	FREEZE Operation	3-98
3.5.12	RESET Determination	3-99
3.6	Asynchronous Chip Select (ACS)	3-99
3.6.1	Feature List	3-99
3.6.2	Asynchronous Chip Select Block Diagram	3-100
3.6.3	Asynchronous Chip Select Default Attributes	3-102
3.6.4	Asynchronous Chip Select Operations	3-102
3.6.4.1	CPU Space Cycle Selection	3-104
3.6.4.2	Chip Select Module Disable	3-104
3.6.5	ACS Register Definitions	3-104
3.6.5.1	ACS Address Base Registers (CSBAR1 — CSBAR7)	3-104
3.6.5.2	ACS Option Registers (CSOR1 — CSOR7)	3-105
3.7	Burst Chip Select (BCS)	3-108
3.7.1	Feature List	3-108
3.7.2	BCS and External Memory Configurations	3-109

Paragraph Number

Page Number



3.7.2.1 Specific Examples:	3-110
3.7.3 BCS Functional Units	3-114
3.7.4 BCS Control Registers	3-115
3.7.4.1 Base Address Register (BCSBAR).	3-116
3.7.4.2 BCS Option Register 1 (BCSOR1).	3-116
3.7.5 BCS Operation	3-122
3.7.5.1 RESET	3-122
3.7.5.2 Boot Memory Select	3-123
3.7.5.3 Non-Burst (Asynchronous) Operation	3-123
3.7.5.4 Burst Operation	3-127
3.7.5.5 Burst Termination	3-127
3.7.5.6 Burst Address Generator (BAG).	3-128
3.7.5.7 Incrementing the Burst Address	3-128
3.7.5.8 BAG Cycle Termination Conditions	3-128
3.7.5.9 Burst Waveforms	3-129
3.8 External Bus Interface (EBI).	3-137
3.8.1 Security Mode.	3-138
3.8.2 Bus Master Operation.	3-139
3.8.3 Operand Transfer	3-139
3.8.3.1 Byte Operand, 8-Bit Device, Even (A0 = 0)	3-141
3.8.3.2 Byte Operand, 8-Bit Device, Odd (A0 = 1)	3-141
3.8.3.3 Byte Operand, 16-Bit Device, Even (A0 = 0)	3-142
3.8.3.4 Byte Operand, 16-Bit Device, Odd (A0 = 1)	3-142
3.8.3.5 Word Operand, 8-Bit Device, Even (A0 = 0)	3-142
3.8.3.6 Word Operand, 16-Bit Device, Even (A0 = 0)	3-143
3.8.3.7 Long-Word Operand to 16-Bit Device, Aligned	3-143
3.8.3.8 Long-Word Operand to 8-Bit Device, Aligned	3-144
3.8.4 Bus Master Cycles	3-145
3.8.4.1 Read Cycles	3-145
3.8.4.2 Write Cycles	3-148
3.8.5 Burst Read and Write Cycles	3-150
3.8.5.1 Burst Read Cycles	3-152
3.8.5.2 Read-Modify-Write (RMC)	3-155
3.8.6 CPU Space Cycles	3-155
3.8.6.1 LPSTOP Broadcast Cycles	3-156
3.8.6.2 Breakpoint Acknowledge Cycles	3-156
3.8.6.3 Interrupt Acknowledge Cycles	3-156
3.8.7 Bus Exception Operation	3-158
3.8.7.1 External Bus Arbitration	3-158

Section 4 FASRAM

4.1 FASRAM Description	4-1
----------------------------------	-----

Paragraph Number

Page Number



4.2 FASRAM Features	4-1
4.3 Operating Modes	4-2
4.3.1 Normal Operation	4-2
4.3.2 Standby Operation	4-3
4.3.3 Reset Operation	4-4
4.3.4 Test Operation	4-4
4.3.4.1 Open Circuit Tests	4-4
4.3.4.2 Array Current Tests	4-4
4.3.4.3 Scan Tests	4-4
4.3.5 Stop Operation	4-4
4.3.6 FREEZE Operation.	4-5
4.4 Visibility Bus	4-5
4.4.1 Visibility Bus Address Pins (VADDR)	4-7
4.4.2 Visibility Bus Data Pins (VDATA)	4-7
4.4.3 Visibility Bus Size Pin (VSIZE)	4-7
4.4.4 Visibility Bus Write Pin (VWRITE)	4-7
4.4.5 Visibility Address Comparators.	4-8
4.4.6 Visibility Bus Data Strobe (VDS)	4-8
4.5 Address Comparators	4-8
4.5.1 Equality Compare Modes	4-9
4.5.2 Mixed Compare Modes	4-9
4.5.3 Range Compare Mode	4-10
4.6 Usage.	4-10
4.6.1 Initialization.	4-11
4.6.2 Comparator Setup	4-11
4.6.3 Servicing the Comparators.	4-11
4.6.4 Testing the FASRAM	4-12
4.7 Programmer's Model	4-12
4.8 FASRAM RAM Array Addressing / Mapping	4-13
4.8.1 FASRAM Module Configuration, Control, and Status Registers	4-15
4.8.1.1 FASRAM Module Configuration Register (FMCR)	4-15
4.8.2 Array Base Address Registers (FBAR)	4-16
4.9 FASRAM Debugging Features.	4-17
4.9.1 Comparator Control Registers (FCCR0, FCCR1)	4-18
4.9.2 Finding the Status of the Most Recent Compare	4-19
4.9.3 Most Recent Match Address (FMATCH)	4-19
4.9.4 Most Recent Match Status (FSTATUS)	4-20
4.10 Bus Connections	4-21
4.10.1 Inter-Module Bus	4-21
4.11 Fast Access Bus	4-21
4.12 Visibility Bus.	4-22
4.13 Electrical Characteristics	4-22



Section 5 TIME PROCESSOR UNIT 3

5.1 Overview	5-1
5.2 TPU3 Components.	5-2
5.2.1 Time Bases.	5-2
5.2.2 Timer Channels	5-2
5.2.3 Scheduler	5-2
5.2.4 Microengine	5-2
5.2.5 Host Interface	5-3
5.2.6 Parameter RAM	5-3
5.3 TPU Operation	5-3
5.3.1 Event Timing.	5-3
5.3.2 Channel Orthogonality	5-3
5.3.3 Interchannel Communication	5-4
5.3.4 Programmable Channel Service Priority	5-4
5.3.5 Coherency	5-4
5.3.6 Emulation Support	5-4
5.3.7 TPU3 Interrupts	5-5
5.3.8 Prescaler Control for TCR1	5-5
5.3.9 Prescaler Control for TCR2	5-7
5.4 Programming Model.	5-8
5.4.1 TPU Module Configuration Register.	5-12
5.4.2 Development Support Control Register	5-13
5.4.3 Development Support Status Register	5-14
5.4.4 TPU3 Interrupt Configuration Register	5-15
5.4.5 Channel Interrupt Enable Register	5-15
5.4.6 Channel Function Select Registers	5-16
5.4.7 Host Sequence Registers.	5-17
5.4.8 Host Service Request Registers.	5-17
5.4.9 Channel Priority Registers	5-18
5.4.10 Channel Interrupt Status Register	5-19
5.4.11 TPU3 Module Configuration Register 2	5-20
5.4.12 TPU Module Configuration Register 3	5-21
5.4.13 TPU3 Parameter RAM	5-22

Section 6 DUAL-PORT TPU RAM (DPTRAM)

6.1 Introduction	6-1
6.2 Features.	6-1
6.3 DPTRAM Configuration and Block Diagram	6-2
6.4 Programming Model.	6-2
6.4.1 DPTRAM Module Configuration Register (DPTMCR)	6-3
6.4.2 DPTRAM Test Register	6-4



6.4.3	Ram Base Address Register (DPTBAR)	6-4
6.4.4	MISR High (MISRH) and MISR Low (MISRL)	6-5
6.4.5	MISC Counter (MISCNT)	6-6
6.5	Operation	6-6
6.5.1	Normal Operation	6-6
6.5.2	Standby Operation	6-6
6.5.3	Reset Operation	6-6
6.5.4	Stop Operation	6-7
6.5.5	Freeze Operation	6-7
6.5.6	TPU3 Emulation Mode Operation	6-7
6.6	Multiple Input Signature Calculator (MISC)	6-8

Section 7 QUEUED SERIAL MODULE

7.1	Block Diagram	7-1
7.1.1	Memory Map	7-2
7.1.2	SIGNAL DESCRIPTIONS	7-5
7.1.3	SCI Pins	7-5
7.1.3.1	RXD — Receive Data	7-5
7.1.3.2	TXD — Transmit Data	7-5
7.1.4	QSPI Pins	7-6
7.1.4.1	PCS[3:0] — Peripheral Chip-Selects	7-6
7.1.4.2	\overline{SS} — Slave Select	7-6
7.1.4.3	SCK — QSPI Serial Clock	7-6
7.1.4.4	MISO — Master In Slave Out	7-6
7.2	Configuration and Control	7-7
7.2.1	Overall QSM Configuration Summary	7-11
7.2.2	QSM Global Registers	7-13
7.2.2.1	QSM Configuration Register (QSMCR)	7-13
7.2.2.2	QSM Interrupt Level Register (QILR)	7-15
7.2.2.3	QSM Interrupt Vector Register (QIVR)	7-15
7.2.3	QSM Pin Control Registers	7-16
7.2.3.1	QSM Port Data Register (PORTQS)	7-16
7.2.3.2	QSM Pin Assignment Register (PQSPAR)	7-16
7.2.3.3	QSM Data Direction Register (DDRQS)	7-17
7.3	QSPI Submodule	7-18
7.3.1	Features	7-18
7.3.1.1	Programmable Queue	7-19
7.3.1.2	Programmable Peripheral Chip-Selects	7-19
7.3.2.1	Programmable Transfer Length	7-19
7.3.2.2	Programmable Transfer Delay	7-19
7.3.2.3	Programmable Queue Pointer	7-19
7.3.2.4	Continuous Transfer Mode	7-20



7.3.3 Block Diagram	7-20
7.3.4 QSPI Programmer's Model and Registers	7-21
7.3.4.1 QSPI Control Register 0 (SPCR0)	7-21
7.3.4.2 QSPI Control Register 1 (SPCR1)	7-23
7.3.4.3 QSPI Control Register 2 (SPCR2)	7-24
7.3.4.4 QSPI Control Register 3 (SPCR3)	7-26
7.3.4.5 QSPI Status Register (SPSR)	7-27
7.3.4.6 QSPI RAM	7-28
7.3.5 Operating Modes and Flowcharts.	7-32
7.3.5.1 Master Mode.	7-39
7.3.5.2 Master Mode Operation	7-39
7.3.5.3 Master Wraparound Mode	7-40
7.3.5.4 Slave Mode.	7-41
7.3.5.5 Description of Slave Operation.	7-41
7.3.5.6 Slave Wraparound Mode	7-43
7.4 SCI Submodule	7-44
7.4.1 Features	7-44
7.4.2 SCI Programmer's Model and Registers	7-45
7.4.2.1 SCI Control Register 0 (SCCR0)	7-49
7.4.2.2 SCI Control Register 1 (SCCR1)	7-50
7.4.2.3 SCI Status Register (SCSR).	7-52
7.4.2.4 SCI Data Register (SCDR).	7-55
7.4.3 Transmitter Operation.	7-56
7.4.4 Receiver Operation.	7-58
7.4.4.1 Receiver Bit Processor.	7-58
7.4.4.2 Receiver Functional Operation.	7-63
7.4.4.3 Idle-Line Detect	7-64
7.4.4.4 Receiver Wakeup	7-65
7.5 Bus Error Support	7-66
7.6 Interrupt Request Functionality	7-66
7.6.1 Interrupts for Bus Masters that Support IACK	7-66
7.6.2 Pad Driver Level Modifications	7-67

Section 8

QUEUED ANALOG-TO-DIGITAL CONVERTER MODULE-64

8.1 Overview	8-1
8.2 Features.	8-2
8.3 QADC64 Pin Functions	8-2
8.3.1 Port A Pin Functions.	8-4
8.3.1.1 Port A Analog Input Pins	8-4
8.3.1.2 Port A Digital Input/Output Pins	8-4
8.3.2 Port B Pin Functions.	8-4
8.3.2.1 Port B Analog Input Pins	8-4

Paragraph Number

Page Number



8.3.2.2 Port B Digital Input Pins	8-4
8.3.3 External Trigger Input Pins	8-5
8.3.4 Multiplexed Address Output Pins	8-5
8.3.5 Multiplexed Analog Input Pins	8-5
8.3.6 Voltage Reference Pins	8-5
8.3.7 Dedicated Analog Supply Pins	8-6
8.3.8 External Digital Supply Pin	8-6
8.3.9 Digital Supply Pins	8-6
8.4 QADC64 Bus Interface.	8-6
8.5 Module Configuration	8-6
8.5.1 Low-Power Stop Mode	8-6
8.5.2 Freeze Mode	8-7
8.5.3 Supervisor/Unrestricted Address Space.	8-7
8.6 General-Purpose I/O Port Operation	8-8
8.6.1 Port Data Register	8-8
8.6.2 Port Data Direction Register.	8-9
8.7 External Multiplexing Operation	8-9
8.8 Analog Input Channels.	8-11
8.9 Analog Subsystem	8-11
8.9.1 Conversion Cycle Times.	8-12
8.9.1.1 Amplifier Bypass Mode Conversion Timing	8-13
8.9.2 Front-End Analog Multiplexer.	8-14
8.9.3 Digital-to-Analog Converter Array.	8-14
8.9.4 Comparator.	8-14
8.9.5 Successive Approximation Register.	8-14
8.10 Digital Control Subsystem	8-14
8.10.1 Queue Priority.	8-15
8.10.2 Queue Boundary Conditions	8-17
8.10.3 Scan Modes	8-18
8.10.3.1 Disabled Mode	8-18
8.10.3.2 Reserved Mode	8-18
8.10.3.3 Single-Scan Modes	8-18
8.10.3.4 Continuous-Scan Modes	8-21
8.10.4 QADC64 Clock (QCLK) Generation	8-25
8.10.5 Periodic/Interval Timer	8-28
8.11 Interrupts	8-29
8.11.1 Interrupt Operation	8-30
8.11.1.1 Polled and Interrupt-Driven Operation	8-30
8.11.2 Interrupt Sources	8-30
8.11.3 Interrupt Priority	8-31
8.11.4 Interrupt Arbitration.	8-31
8.11.5 Interrupt Vectors.	8-32
8.12 Programming Model.	8-33



8.12.1	QADC64 Module Configuration Register	8-35
8.12.2	QADC64 Interrupt Register	8-35
8.12.3	Port A/B Data Register	8-36
8.12.4	Port Data Direction Register	8-37
8.12.5	QADC64 Control Register 0 (QACR0)	8-37
8.12.6	QADC64 Control Register 1 (QACR1)	8-38
8.12.7	QADC64 Control Register 2 (QACR2)	8-40
8.12.8	QADC64 Status Register 0 (QASR0)	8-42
8.12.9	QADC64 Status Register 1 (QASR1)	8-44
8.12.10	Conversion Command Word Table	8-45
8.12.11	Result Word Table	8-51
8.13	Analog Multiplexer Submodule	8-52
8.13.1	Signal Descriptions	8-52
8.13.1.1	External Pins (Connected to Pads)	8-52
8.13.1.2	Internal Pins (Connected to QADC64)	8-52
8.13.2	Mixed AMUX/External Multiplexing	8-54
8.13.3	Pin Connection and Performance Considerations	8-56

Section 9 CONFIGURABLE TIMER MODULE (CTM9)

9.1	Introduction	9-1
9.1.1	CTM9 Configuration	9-1
9.1.2	CTM9 Pins and Naming Convention	9-3
9.2	Free Running Counter Submodule (FCSM)	9-4
9.2.1	The FCSM Counter	9-5
9.2.2	FCSM Clock Sources	9-6
9.2.3	FCSM External Event Counting	9-6
9.2.4	The FCSM Time Base Bus Driver	9-6
9.2.5	FCSM Interrupts	9-6
9.2.6	Freeze Action on the FCSM	9-6
9.2.7	FCSM Registers	9-7
9.2.7.1	FCSMSIC — FCSM Status/Interrupt/Control Register	9-7
9.2.7.2	FCSMCNT — FCSM Counter Register	9-9
9.3	Modulus Counter Submodule (MCSM)	9-9
9.3.1	The MCSM Modulus Latch	9-10
9.3.2	The MCSM Counter	9-10
9.3.2.1	Loading the MCSM Counter Register	9-10
9.3.2.2	Using the MCSM as a Free-Running Counter	9-11
9.3.3	MCSM Clock Sources	9-11
9.3.4	MCSM External Event Counting	9-11
9.3.5	The MCSM Time Base Bus Driver	9-11
9.3.6	MCSM interrupts	9-11
9.3.7	Freeze Action on the MCSM	9-12

Paragraph Number

Page Number



9.3.8	MCSM Registers	9-12
9.3.9	MCSMSIC — MCSM Status/Interrupt/Control Register	9-12
9.3.10	MCSMCNT — MCSM Counter Register	9-14
9.3.11	MCSMML — MCSM Modulus Latch Register	9-14
9.4	Single-Action Submodule (SASM)	9-14
9.4.1	SASM Modes of Operation	9-16
9.4.1.1	Clearing and Using the FLAG Bits	9-16
9.4.1.2	Input Capture (IC) Mode	9-17
9.4.1.3	Output Compare (OC) Mode	9-17
9.4.1.4	Output Compare and Toggle (OCT) Mode	9-18
9.4.1.5	Output Port (OP) mode	9-18
9.4.2	SASM Interrupts	9-19
9.4.3	Freeze Action on the SASM	9-19
9.4.4	SASM Registers	9-19
9.4.4.1	SICA — SASM Status/Interrupt Control Register A	9-20
9.4.4.2	SDATA — SASM Data Register A	9-22
9.4.4.3	SICB — SASM Status/Interrupt Control Register B	9-22
9.4.4.4	SDATB — SASM Data Register B	9-23
9.5	Double-Action Submodule (DASM)	9-23
9.5.1	32-Bit Coherent Access	9-25
9.5.2	DASM Modes of Operation	9-25
9.5.2.1	Disable (DIS) mode	9-26
9.5.2.2	Input Pulse Width Measurement (IPWM) Mode	9-26
9.5.2.3	Input Period Measurement (IPM) Mode	9-27
9.5.2.4	Input Capture (IC) Mode	9-28
9.5.2.5	Output Compare (OCB and OCAB) Modes	9-29
9.5.2.6	Output Pulse Width Modulation (OPWM) Mode	9-32
9.5.3	DASM interrupts	9-34
9.5.4	Freeze Action on the DASM	9-34
9.5.5	DASM Registers	9-35
9.5.5.1	DASMSIC — DASM Status/Interrupt Control Register	9-35
9.5.5.2	DASMA — DASM Data Register A	9-37
9.5.5.3	DASMB — DASM Data Register B	9-38
9.6	Pulse Width Modulation Submodule (PWMSM)	9-38
9.6.1	Output Flip-Flop and Pin	9-39
9.7	Time Base Bus System	9-40
9.7.1	Clock Selection	9-40
9.7.2	The PWMSM Counter (PWMC)	9-40
9.7.3	PWMSM Period Registers and Comparator	9-40
9.7.4	PWMSM Pulse Width Registers and Comparator	9-41
9.7.5	0% and 100% 'Pulses'	9-41
9.7.6	PWMSM Coherency	9-42
9.7.7	PWMSM Interrupts	9-42



9.7.8 Freeze Action on the PWMSM	9-42
9.7.9 PWM frequency, Pulse Width and Resolution	9-42
9.7.10 PWM Frequency	9-43
9.7.11 PWM Pulse Width.	9-43
9.7.12 PWM Period and Pulse Width Register Values	9-44
9.7.13 PWMSM Register Map and Registers	9-44
9.7.13.1 PWMSIC — Status, Interrupt and Control Register	9-44
9.7.13.2 PWMA — PWM Period Register	9-47
9.7.13.3 PWMB — PWM Pulse Width Register	9-48
9.7.13.4 PWMC — PWM Counter Register.	9-48
9.8 Bus Interface Unit Submodule (BIUSM).	9-49
9.8.1 Freeze Action on the BIUSM	9-49
9.8.2 LPSTOP Action on the BIUSM	9-49
9.8.3 STOP and WAIT Action on the BIUSM	9-49
9.8.4 BIUSM Registers	9-49
9.8.4.1 BIUMCR — BIUSM Module Configuration Register.	9-50
9.8.4.2 BIUTBR — BIUSM Time Base Register.	9-51
9.9 Counter Prescaler Submodule (CPSM).	9-51
9.9.1 Freeze Action on the CPSM	9-52
9.9.2 CPSM Registers	9-52
9.9.2.1 CPCR — CPSM Control Register	9-53
9.9.3 Clock Sources for the Counter Submodules	9-53
9.10 CTM9 Interrupts	9-54
9.11 CTM9 Function Examples	9-54
9.11.1 CTM9 Single Input Capture	9-54
9.11.2 CTM9 Input Double Edge Pulse Width Measurement	9-55
9.11.3 CTM9 Input Double Edge Period Measurement.	9-56
9.11.4 CTM9 Single Output Compare	9-57
9.11.5 CTM9 Double Edge Single Output Pulse Generation	9-58
9.11.6 CTM9 Output Pulse Width Modulation With DASM	9-59
9.11.7 CTM9 Input Pulse Accumulation	9-60

Section 10

CAN 2.0B CONTROLLER MODULE (TouCAN™)

10.1 Overview	10-1
10.2 Features.	10-2
10.3 External Pins	10-2
10.4 TouCAN Architecture.	10-3
10.4.1 TX/RX Message Buffer Structure	10-3
10.4.1.1 Common Fields for Extended and Standard Format Frames	10-4
10.4.1.2 Fields for Extended Format Frames.	10-5
10.4.1.3 Fields for Standard Format Frames	10-6
10.4.1.4 Serial Message Buffers	10-6

Paragraph Number

Page Number



10.4.1.5 Message Buffer Activation/Deactivation Mechanism	10-6
10.4.1.6 Message Buffer Lock/Release/Busy Mechanism	10-7
10.4.2 Receive Mask Registers	10-7
10.4.3 Bit Timing	10-8
10.4.3.1 Configuring the TouCAN Bit Timing	10-9
10.4.4 Error Counters	10-9
10.4.5 Time Stamp	10-10
10.5 TouCAN Operation	10-11
10.5.1 TouCAN Reset	10-11
10.5.2 TouCAN Initialization	10-11
10.5.3 Transmit Process	10-12
10.5.3.1 Transmit Message Buffer Deactivation	10-13
10.5.3.2 Reception of Transmitted Frames	10-13
10.5.4 Receive Process	10-13
10.5.4.1 Receive Message Buffer Deactivation	10-15
10.5.4.2 Locking and Releasing Message Buffers	10-15
10.5.5 Remote Frames	10-16
10.5.6 Overload Frames	10-16
10.6 Special Operating Modes	10-16
10.6.1 Debug Mode	10-16
10.6.2 Low-Power Stop Mode	10-17
10.6.3 Auto-Power Save Mode	10-18
10.7 Interrupts	10-19
10.8 Programmer's Model	10-20
10.8.1 TouCAN Module Configuration Register	10-23
10.8.2 TouCAN Interrupt Configuration Register	10-24
10.8.3 Control Register 0	10-25
10.8.4 Control Register 1	10-26
10.8.5 Prescaler Divide Register	10-27
10.8.6 Control Register 2	10-28
10.8.7 Free Running Timer	10-28
10.8.8 Receive Global Mask Registers	10-29
10.8.9 Receive Buffer 14 Mask Registers	10-29
10.8.10 Receive Buffer 15 Mask Registers	10-30
10.8.11 Error and Status Register	10-30
10.8.12 Interrupt Mask Register	10-32
10.8.13 Interrupt Flag Register	10-32
10.8.14 Error Counters	10-33

Section 11 DATA LINK CONTROLLER MODULE (DLCMD2)

11.1 Scope	11-1
11.2 Features	11-1

Paragraph Number

Page Number



11.3 Background	11-2
11.4 Applicable Documents	11-2
11.5 General Requirements	11-2
11.6 Logic Description	11-2
11.6.1 Block Diagram	11-2
11.6.2 DLCMD2 Operation	11-3
11.6.2.1 General	11-3
11.6.2.2 Logic Section Description and Relation to Transceiver	11-4
11.6.2.3 DLCMD2 Transmit/Receive Operation	11-4
11.6.2.4 Message Transmission	11-6
11.6.2.5 Message Reception	11-6
11.6.2.6 Sleep Mode	11-7
11.6.2.7 Debug Mode	11-7
11.6.2.8 4X Speed Mode	11-7
11.6.2.9 Block Mode	11-8
11.6.2.10 Error Detection	11-8
11.6.2.11 Arbitration	11-9
11.6.2.12 Timebase Generation	11-9
11.6.2.13 Receive and Transmit Message Buffers	11-10
11.6.2.14 Bus Waveforms Generation	11-11
11.6.2.15 Huntzicker Encoding	11-11
11.7 Signals Overview	11-13
11.7.1 J1850 Bus Waveforms	11-14
11.7.1.1 Start of Frame (SOF)	11-14
11.7.1.2 Data Bits	11-14
11.7.1.3 "0" bit	11-14
11.7.1.4 "1" Bit	11-15
11.7.1.5 End of Data (EOD)	11-15
11.7.1.6 Normalization Bit	11-15
11.7.1.7 End of Frame (EOF)	11-15
11.7.1.8 Break	11-16
11.7.2 General Symbol Transmission	11-16
11.7.3 General Symbol Reception	11-16
11.7.4 Support For External Transceiver	11-17
11.8 Operating Modes	11-17
11.8.1 Power Off	11-18
11.8.2 Reset	11-18
11.8.3 Run	11-19
11.8.4 DLCMD2 STOP and LPSTOP	11-19
11.8.4.1 DLCMD2 STOP mode	11-19
11.8.4.2 DLCMD2 LPSTOP mode	11-19
11.8.5 DLCMD2 DEBUG	11-19
11.9 CPU Interface	11-22

Paragraph Number

Page Number



11.9.1	Interface Requirements	11-22
11.9.2	Reset Operation	11-23
11.10	Operational Information	11-24
11.10.1	Initialization	11-24
11.10.2	Transmitting a Message	11-24
11.10.3	Receiving a Message	11-25
11.10.4	Receiving a Message in Block Mode	11-26
11.10.5	Transmitting a Message in Block Mode	11-26
11.10.6	Receiving a Message in 4X Mode	11-26
11.10.7	Transmitting a Message in 4x Mode	11-26
11.11	Register Descriptions	11-27
11.11.1	Module Configuration Register (MCR)	11-27
11.11.2	Interrupt Pending Register (IPR)	11-29
11.11.3	Interrupt Level Register (ILR)	11-30
11.11.4	Symbol Timing Control and Pre-Scaler Register (SCTL)	11-31
11.11.5	Symbol Timing Data Register (SDATA)	11-33
11.11.6	Command Register (CMD)	11-34
11.11.7	Transmit Data Register (TDATA)	11-38
11.11.8	TxFIFO Command Load Sequences	11-39
11.11.9	Status Register (STAT)	11-40
11.11.10	Receive Data Register (RDATA)	11-43
11.11.11	Completion Code	11-44
11.11.12	Bus Errors	11-47
11.12	Mask Programmable Bus Error (BERR) Functionality	11-49
11.12.1	BERR_PLUG = 0	11-49
11.12.2	BERR_PLUG = 1	11-49
11.13	Interrupt	11-50
11.13.1	DLCMD2 Interrupts	11-50
11.14	In-Frame Response	11-52
11.14.1	IFR Operation	11-53
11.14.2	IFR Abort Conditions	11-54
11.14.3	IFR Types	11-54
11.14.3.1	Type 1 IFR	11-55
11.14.3.2	Type 2 IFR	11-55
11.14.3.3	Type 3 IFR	11-55
11.15	System Overview	11-56
11.16	Data Link Controller Module (DLCMD2) — Internal	11-56
11.16.1	Inter-Module Bus 3 (IMB3)	11-56
11.16.2	Bus Signals	11-56
11.17	Module I/O Signals	11-57
11.17.1	Signal Descriptions	11-57
11.17.2	External Connections	11-57
11.17.3	Signal Functions	11-58



11.17.3.1 CL2TX	11-58
11.17.3.2 CL2RX	11-58
11.17.3.3 4XEN	11-58

Section 12

STATIC RANDOM ACCESS MEMORY (SRAM)

12.1 Introduction	12-1
12.2 Programmer's Model	12-1
12.2.1 SRAM Control Block	12-1
12.2.2 SRAM Array	12-3
12.2.2.1 SRAM Array Addressing	12-3
12.3 SRAM Module Control and Status Registers	12-3
12.3.1 Module Configuration Register (RAMMCR)	12-3
12.3.2 Array Base Address Registers (RAMBAH, RAMBAL)	12-4
12.4 Operation	12-5
12.4.1 Normal Operation	12-5
12.4.1.1 Read/Write	12-6
12.4.2 Standby Operation	12-6
12.4.2.1 Power Down	12-6
12.4.3 RESET Operation	12-6
12.4.4 STOP Operation	12-7
12.4.5 Overlay Operation	12-7

Appendix A

INTERNAL MEMORY MAP

Appendix B

REGISTER GENERAL INDEX

Appendix C

REGISTER DIAGRAM INDEX

Appendix D

TPU ROM FUNCTIONS

D.1 Overview	D-1
D.2 Programmable Time Accumulator (PTA)	D-3
D.3 Queued Output Match TPU Function (QOM)	D-5
D.4 Table Stepper Motor (TSM)	D-7
D.5 Frequency Measurement (FQM)	D-10
D.6 Universal Asynchronous Receiver/Transmitter (UART)	D-12
D.7 New Input Capture/Transition Counter (NITC)	D-15
D.8 Multiphase Motor Commutation (COMM)	D-17
D.9 Hall Effect Decode (HALLD)	D-19
D.10 Multichannel Pulse-Width Modulation (MCPWM)	D-21
D.11 Fast Quadrature Decode TPU Function (FQD)	D-28
D.12 Period/Pulse-Width Accumulator (PPWA)	D-31
D.13 Output Compare (OC)	D-33

Paragraph Number

Page Number



D.14	Pulse-Width Modulation (PWM)	D-35
D.15	Discrete Input/Output (DIO)	D-37
D.16	Synchronized Pulse-Width Modulation (SPWM)	D-39
D.17	Serial Input/Output Port (SIOP)	D-42
D.17.1	Parameters	D-43
D.17.1.1	CHAN_CONTROL	D-44
D.17.1.2	BIT_D	D-44
D.17.1.3	HALF_PERIOD	D-44
D.17.1.4	BIT_COUNT	D-44
D.17.1.5	XFER_SIZE	D-44
D.17.1.6	SIOP_DATA	D-44
D.17.2	Host CPU Initialization of the SIOP Function	D-45
D.17.3	SIOP Function Performance	D-45
D.17.3.1	XFER_SIZE Greater than 16	D-46
D.17.3.2	Data Positioning	D-46
D.17.3.3	Data Timing	D-46

Appendix E ELECTRICAL AND AC CHARACTERISTICS

E.1	Absolute Maximum Ratings	E-1
E.2	AC Specifications	E-4
E.2.1	PLL AC Timing	E-5
E.2.2	BIM AC Timing	E-7
E.2.3	FASRAM AC Timings	E-23
E.2.4	QADC64 Electrical and AC Characteristics	E-24
E.2.5	QADC64 AC TIMINGS	E-26
E.2.6	QSM Electrical Characteristics	E-27
E.2.7	QSM AC Timings	E-27
E.2.8	CTM9 AC Timing	E-30
E.2.9	TPU AC Characteristics	E-32
E.2.10	TouCAN AC Characteristics	E-33
E.2.11	DLCMD3 AC Characteristics	E-33

INDEX

Online publishing by JABIS™, <http://www.jabis.com>