




APPENDIX D TPU ROM FUNCTIONS

The following pages provide brief descriptions of the pre-programmed functions in the TPU3. For detailed descriptions, refer to the programming note for the individual function. The Motorola **TPU Literature Pack, TPULITPAK/D**, provides a list of available programming notes.

D.1 Overview

The TPU3 contains four Kbytes of microcode ROM. This appendix defines the functions that are in the standard ROM on the MPC555 / MPC556. The TPU3 can have up to eight Kbytes of memory and a maximum of four entry tables (see **Figure D-1**).



*The DPTRAM is located at 0x30 2000 until it is switched to emulation mode. In emulation mode, the DPTRAM is accessible by the TPUs only.

Figure D-1 TPU3 Memory Map

The TPU3 can address up to eight Kbytes of memory at any one time. It has four Kbytes of internal ROM, located in Bank 0 and Bank 1, and six Kbytes of dual-ported SRAM (DPTRAM), located in Bank 0, Bank 1 and Bank 2. As only one type of memory can be used at a time, the TPU3 must either use the internal ROM or the SRAM. Functions from both memory types cannot be used in conjunction.

A new feature of the TPU3 microcode ROM is the existence of two entry tables in the four Kbytes of internal ROM. Each entry table has a set of sixteen functions that define which of the two tables the TPU3 will be able to access. Only one table can be used at a time and functions from the two entry tables cannot be mixed. The default entry table is located in Bank 0. This table is identical to the standard microcode ROM in the TPU2, so any CPU code written for the TPU2 will work unchanged on the TPU3. The TPU2 and TPU3 ROMs are different than the original TPU ROM. The functions in the default entry table in Bank 0 are listed in [Table D-1](#).



Table D-1 Bank 0 Functions

Function Number	Function Nickname	Function Name
0xF	PTA	Programmable Time Accumulator
0xE	QOM	Queued Output Match
0xD	TSM	Table Stepper Motor
0xC	FQM	Frequency Measurement
0xB	UART	Universal Asynchronous Receiver/Transmitter
0xA	NITC	New Input Capture/Input Transition Counter
9	COMM	Multiphase Motor Commutation
8	HALLD	Hall Effect Decode
7	MCPWM	Multi-Channel Pulse Width Modulation
6	FQD	Fast Quadrature Decode
5	PPWA	Period/Pulse Width Accumulator
4	OC	Output Compare
3	PWM	Pulse Width Modulation
2	DIO	Discrete Input/Output
1	SPWM	Synchronized Pulse Width Modulation
0	SIOP	Serial Input/output Port

The functions in the entry table in bank one are listed in [Table D-2](#).



Table D-2 Bank 1 Functions

Function Number	Function Nickname	Function Name
0xF	PTA	Programmable Time Accumulator
0xE	QOM	Queued Output Match
0xD	TSM	Table Stepper Motor
0xC	FQM	Frequency Measurement
0xB	UART	Universal Asynchronous Receiver/Transmitter
0xA	NITC	New Input Capture/Input Transition Counter
9	COMM	Multiphase Motor Commutation
8	HALLD	Hall Effect Decode
7	Reserved	
6	FQD	Fast Quadrature Decode
5	ID	Identification
4	OC	Output Compare
3	PWM	Pulse Width Modulation
2	DIO	Discrete Input/Output
1	RWTPIN	Read/Write Timers and Pin
0	SIOP	Serial Input/output Port

The functions in the Bank 1 entry table are identical to the Bank 0 entry table functions with three exceptions. Function 1, SPWM, has been replaced by RWTPIN. This is a function that allows reads and writes to the TPU time bases and corresponding pin. Function 5, PPWA, is now an identification function in [Table D-2](#). The microcode ROM revision number is provided by this function. Finally, Function 7, MCPWM, has been removed and left open for future use.

The CPU selects which entry table to use by setting the ETBANK field in the TPUMCR2 register. This register is write once after reset. Although one entry table is specified at start-up, it is possible, in some cases, to use functions from both tables without resetting the microcontroller. A customer may, for example, wish to use the ID function from Bank 1 to verify the TPU microcode version but then use the MCPWM function from Bank 0. As a customer will typically only run the ID function during system configuration, and not again after that, the Bank 1 entry table can be changed to the Bank 0 entry table using the soft reset feature of the TPU3. The procedure should be:

1. Set ETBANK field in TPUMCR2 to 0b01 to select the entry table in Bank 1
2. Run the ID function
3. Stop the TPU3 by setting the STOP bit in the TPUMCR to one.
4. Reset the TPU3 by setting the SOFTRST bit in the TPUMCR2 register
5. Wait at least nine clocks
6. Clear the SOFTRST bit in the TPUMCR2 register

The TPU3 stays in reset until the CPU clears the SOFTRST bit. After the SOFTRST bit has been cleared the TPU3 will be reset and the entry table in Bank 0 will be selected by default. To select the Bank 0 entry table, write 0b00 to the ETBANK field in

TPUMCR 2. It is good practice always to initialize any write once register to ensure an incorrect value is not accidentally written.



The descriptions below document the functions listed in [Table D-1](#) (Bank 0) and [Table D-2](#) (Bank 1) of the TPU3 ROM module.

D.2 Programmable Time Accumulator (PTA)


PTA accumulates a 32-bit sum of the total high time, low time, or period of an input signal over a programmable number of periods or pulses. The period accumulation can start on a rising or falling edge. After the specified number of periods or pulses, the PTA generates an interrupt request.

From one to 255 period measurements can be accumulated before the TPU interrupts the CPU, providing instantaneous or average frequency measurement capability. See Motorola TPU Programming Note [Programmable Time Accumulator TPU Function \(PTA\), \(TPUPN06/D\)](#).

[Figure D-2](#) shows all of the host interface areas for the PTA function.



				CONTROL BITS		ADDRESSES
				NAME	OPTIONS	
3	2	1	0			
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Channel Function Select	PTA Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Host Sequence	00 – High Time Accumulate 01 – Low Time Accumulate 10 – Period Accumulate, Rising 11 – Period Accumulate, Falling	0x30YY14 – 0x30YY16
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Host Service Request	00 – No Host Service (Reset Condition) 01 – Not Used 10 – Not Used 11 – Initialize	0x30YY18 – 0x30YY1A
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
	0					
<input type="checkbox"/>				Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
	0					
<input checked="" type="checkbox"/>				Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20



☐ = Written By CPU
 ☐ = Written by CPU and TPU
 W = Channel Number
☒ = Written By TPU
 ☐ = Unused Parameters
 YY = 41 for TPU_A and 44 for TPU_B

Figure D-2 PTA Parameters

D.3 Queued Output Match TPU Function (QOM)



QOM can generate single or multiple output match events from a table of offsets in parameter RAM. Loop modes allow complex pulse trains to be generated once, a specified number of times, or continuously. The function can be triggered by a link from another TPU channel. In addition, the reference time for the sequence of matches can be obtained from another channel. QOM can generate pulse-width modulated waveforms, including waveforms with high times of 0% or 100%. QOM also allows a TPU channel to be used as a discrete output pin. See Motorola TPU Programming Note [*Queued Output Match TPU Function \(QOM\), \(TPUPN01/D\)*](#).

Figure D-3 shows all of the host interface areas for the QOM function. The bit encodings shown in **Table D-3** describe the corresponding fields in parameter RAM.

Table D-3 QOM Bit Encoding

A	Timebase Selection
0	Use TCR1 as Timebase
1	Use TCR2 as Timebase

	Edge Selection
0	Falling Edge at Match
1	Rising Edge at Match

B:C	Reference for First Match
00	Immediate TCR Value
01	Last Event Time
10	Value Pointed to by REF_ADDR
11	Last Event Time



				CONTROL BITS	OPTIONS	ADDRESSES
NAME						
	3	2	1	0		
<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Channel Function Select					COM Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
	1	0				
<input type="checkbox"/> <input type="checkbox"/> Host Sequence					00 – Single-Shot Mode 01 – Loop Mode 10 – Continuous Mode 11 – Continuous Mode	0x30YY14 – 0x30YY16
	1	0				
<input type="checkbox"/> <input type="checkbox"/> Host Service Request					00 – No Host Service (Reset Condition) 01 – Initialize, No Pin Change 10 – Initialize, Pin Low 11 – Initialize, Pin High	0x30YY18 – 0x30YY1A
	1	0				
<input type="checkbox"/> <input type="checkbox"/> Channel Priority					00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
	0					
<input type="checkbox"/> Channel Interrupt Enable					0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
	0					
<input type="checkbox"/> Channel Interrupt Status					0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	REF_ADDR							B	LAST_OFF_ADDR							A
0x30YYW2	LOOP_CNT							(LAST_MATCH_TM)				OFF_PTR				C
0x30YYW4								OFFSET_1							:	
0x30YYW6								OFFSET_2							:	
0x30YYW8								OFFSET_3							:	
0x30YYWA								OFFSET_4							:	
0x30YYWC								OFFSET_5*							:	
0x30YYWE								OFFSET_6*							:	
0x30YY(W=1)0								OFFSET_7*							:	
0x30YY(W=1)2								OFFSET_8*							:	
	:	:													:	
0x30YY(W=1)14								OFFSET_14*							:	

*Not Available On All Channels.

☐ = Written By CPU

☐ = Written by CPU and TPU

W = Channel Number

☐ = Written By TPU

☐ = Unused Parameters

YY = 41 for TPU_A and 44 for TPU_B

Figure D-3 QOM Parameters

D.4 Table Stepper Motor (TSM)



The TSM function provides for acceleration and deceleration control of a stepper motor with a programmable number of step rates up to 58. TSM uses a table in parameter RAM, rather than an algorithm, to define the stepper motor acceleration profile, allowing full definition of the profile. In addition, a slew rate parameter allows fine control of the terminal running speed of the motor independent of the acceleration table. The CPU need only write a desired position, and the TPU accelerates, slews, and decelerates the motor to the required position. Full and half step support is provided for two-phase motors. In addition, a slew rate parameter allows fine control of the terminal running speed of the motor independent of the acceleration table. See Motorola TPU Programming Note [*Table Stepper Motor TPU Function \(TSM\), \(TPUPN04/D\)*](#).

Figure D-4 and **Figure D-5** show all of the host interface areas for the TSM function when operating in master and slave mode, respectively.



				CONTROL BITS		
				OPTIONS		
NAME						ADDRESSES
3	2	1	0			
<div></div>	<div></div>	<div></div>	<div></div>	Channel Function Select	TSM Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
	1	0				
<div></div>	<div></div>			Host Sequence	x0 – Rotate Pin_Sequence Once Between Steps x1 – Split Mode Acceleration Table 0x – Rotate Pin_Sequence Once Between Steps 1x – Rotate Pin_Sequence Twice Between Steps	0x30YY14 – 0x30YY16
	1	0				
<div></div>	<div></div>			Host Service Reques	00 – No Host Service (Reset Condition) 01 – Initialize, Pin Low 10 – Initialize, Pin High 11 – Move Request (Master Only)	0x30YY18 – 0x30YY1A
	1	0				
<div></div>	<div></div>			Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
	0					
<div></div>				Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
	0					
<div></div>				Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	DESIRED_POSITION															
0x30YYW2	CURRENT_POSITION															
0x30YYW4	TABLE_SIZE					CHANNEL_COUNTER					TABLE_INDEX					
0x30YYW6	SLEW_PERIOD															S
0x30YYW8	START_PERIOD															A
0x30YYWA	PIN_SEQUENCE															
0x30YYWC																
0x30YYWE																

<input type="checkbox"/>	= Written By CPU	<input type="checkbox"/>	= Written by CPU and TPU	W = Channel Number
<input type="checkbox"/>	= Written By TPU	<input type="checkbox"/>	= Unused Parameters	YY = 41 for TPU_A and 44 for TPU_B

Figure D-4 TSM Parameters — Master Mode



				CONTROL BITS		
				NAME	OPTIONS	ADDRESSES
3	2	1	0	Channel Function Select	TSM Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
<div></div>	<div></div>	<div></div>	<div></div>			
	1	0		Host Sequence Bits	x0 – Rotate Pin_Sequence Once Between Steps	0x30YY14 – 0x30YY16
	<div></div>	<div></div>			x1 – Split Mode Acceleration Table	
					0x – Rotate Pin_Sequence Once Between Steps	
					1x – Rotate Pin_Sequence Twice Between Steps	
	1	0		Host Service Bits	00 – No Host Service (Reset Condition)	0x30YY18 – 0x30YY1A
	<div></div>	<div></div>			01 – Initialize, Pin Low	
					10 – Initialize, Pin High	
					11 – Move Request (Master Only)	
	1	0		Channel Priority	00 – Disabled	0x30YY1C – 0x30YY1E
	<div></div>	<div></div>			01 – Low Priority	
					10 – Medium Priority	
					11 – High Priority	
	0			Channel Interrupt Enable	0 – Channel Interrupts Disabled	0x30YY0A
	<div></div>				1 – Channel Interrupts Enabled	
	0			Channel Interrupt Status	0 – Channel Interrupt Not Asserted	0x30YY20
	<div></div>				1 – Channel Interrupt Asserted	

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YY(W+1)0	ACCEL_RATIO_2								ACCEL_RATIO_1							
0x30YY(W+1)2	ACCEL_RATIO_4								ACCEL_RATIO_3							
0x30YY(W+1)4	ACCEL_RATIO_6								ACCEL_RATIO_5							
0x30YY(W+1)6	ACCEL_RATIO_8								ACCEL_RATIO_7							
0x30YY(W+1)8	ACCEL_RATIO_10								ACCEL_RATIO_9							
0x30YY(W+1)A	ACCEL_RATIO_12								ACCEL_RATIO_11							
0x30YY(W+1)C*	ACCEL_RATIO_14*								ACCEL_RATIO_13*							
	:								:							
0x30YY(W+3)A*	ACCEL_RATIO_36*								ACCEL_RATIO_35*							

*Optional Additional Parameters not Available in all cases.

Refer to Motorola Programming Note TPUPN04/D for details

☐ = Written By CPU

☐ = Written by CPU and TPU

W = Channel Number

☐ = Written By TPU

☐ = Unused Parameters

YY = 41 for TPU_A and 44 for TPU_B

Figure D-5 TSM Parameters — Slave Mode

D.5 Frequency Measurement (FQM)

FQM counts the number of input pulses to a TPU channel during a user-defined window period. The function has single shot and continuous modes. No pulses are lost between sample windows in continuous mode. The user selects whether to detect pulses on the rising or falling edge. This function is intended for high speed measurement; measurement of slow pulses with noise rejection can be made with PTA. See Motorola TPU Programming Note [Frequency Measurement TPU Function \(FQM\), \(TPUPN03/D\)](#).

Figure D-6 shows all of the host interface areas for the FQM function.






Figure D-6 FQM Parameters

D.6 Universal Asynchronous Receiver/Transmitter (UART)



The UART function uses one or two TPU channels to provide asynchronous communications. Data word length is programmable from one to 14 bits. The function supports detection or generation of even, odd, and no parity. Baud rate is freely programmable and can be higher than 100 Kbaud. Eight bi-directional UART channels running in excess of 9600 baud could be implemented on the TPU. See Motorola TPU Programming Note [*Asynchronous Serial Interface TPU Function \(UART\), \(TPUPN07/D\)*](#).

[Figure D-7](#) and [Figure D-8](#) show all of the host interface areas for the UART function in transmitting and receiving modes, respectively.



				CONTROL BITS		ADDRESSES
NAME				OPTIONS		
3	2	1	0			
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Channel Function Select	UART Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Host Sequence Bits	00 – No Parity 01 – No Parity 10 – Even Parity 11 – Odd Parity	0x30YY14 – 0x30YY16
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Host Service Bits	00 – Not Used 01 – Not Used 10 – Transmit 11 – Receive	0x30YY18 – 0x30YY1A
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
	0					
<input type="checkbox"/>				Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
	0					
<input checked="" type="checkbox"/>				Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	PARITY_TEMP															
0x30YYW2	MATCH_RATE															
0x30YYW4	TDRE		TRANSMIT_DATA_REG													
0x30YYW6	DATA_SIZE															
0x30YYW8	ACTUAL_BIT_COUNT															
0x30YYWA	SHIFT_REGISTER															
0x30YYWC																
0x30YYWA																

<input type="checkbox"/>	= Written By CPU	<input type="checkbox"/>	= Written by CPU and TPU	W = Channel Number
<input checked="" type="checkbox"/>	= Written By TPU	<input type="checkbox"/>	= Unused Parameters	YY = 41 for TPU_A and 44 for TPU_B

Figure D-7 UART Transmitter Parameters



				CONTROL BITS		
				OPTIONS		
NAME						ADDRESSES
3	2	1	0			
<div></div>	<div></div>	<div></div>	<div></div>	Channel Function Select	UART Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
	1		0			
	<div></div>	<div></div>		Host Sequence Bits	00 – No Parity 01 – No Parity 10 – Even Parity 11 – Odd Parity	0x30YY14 – 0x30YY16
	1		0			
	<div></div>	<div></div>		Host Service Bits	00 – Not Used 01 – Not Used 10 – Transmit 11 – Receive	0x30YY18 – 0x30YY1A
	1		0			
	<div></div>	<div></div>		Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
			0			
	<div></div>			Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
			0			
	<div></div>			Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	PARITY_TEMP															
0x30YYW2	MATCH_RATE															
0x30YYW4	PE	RE	TRANSMIT_DATA_REG													
0x30YYW6	DATA_SIZE															
0x30YYW8	ACTUAL_BIT_COUNT															
0x30YYWA	SHIFT_REGISTER															
0x30YYWC																
0x30YYWA																

☐ = Written By CPU ☒ = Written by CPU and TPU W = Channel Number
☒ = Written By TPU ☐ = Unused Parameters YY = 41 for TPU_A and 44 for TPU_B

Figure D-8 UART Receiver Parameters

D.7 New Input Capture/Transition Counter (NITC)



Any channel of the TPU can capture the value of a specified TCR or any specified location in parameter RAM upon the occurrence of each transition or specified number of transitions, and then generate an interrupt request to notify the bus master. The times of the most recent two transitions are maintained in parameter RAM. A channel can perform input captures continually, or a channel can detect a single transition or specified number of transitions, ceasing channel activity until reinitialization. After each transition or specified number of transitions, the channel can generate a link to other channels. See Motorola TPU Programming Note *New Input Capture/Input Transition Counter TPU Function (NITC)*, (TPUPN08/D).

Figure D-9 shows all of the host interface areas for the NITC function.



				CONTROL BITS		ADDRESSES
				NAME	OPTIONS	
3	2	1	0	Channel Function Select	NITC Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>			
	1	0		Host Sequence	00 – Single-Shot Mode, No Links 01 – Continuous Mode, No Links 10 – Single-Shot Mode, Links 11 – Continuous Mode, Links	0x30YY14 – 0x30YY16
	<input type="checkbox"/>	<input type="checkbox"/>				
	1	0		Host Service Request	00 – No Host Service (Reset Condition) 01 – Initialize TCR Mode 10 – Initialize Parameter Mode 11 – Not Used	0x30YY18 – 0x30YY1A
	<input type="checkbox"/>	<input type="checkbox"/>				
	1	0		Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
	<input type="checkbox"/>	<input type="checkbox"/>				
		0		Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
		0		Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0								CHANNEL_CONTROL								
0x30YYW2	START_LINK_CHANNEL				LINK_CHAN NEL_COUNT			PARAM_ADDR							0	
0x30YYW4	MAX_COUNT															
0x30YYW6	TRANS_COUNT															
0x30YYW8	FINAL_TRANS_TIME															
0x30YYWA	LAST_TRANS_TIME															
0x30YYWC																
0x30YYWE																

<input type="checkbox"/>	= Written By CPU	<input type="checkbox"/>	= Written by CPU and TPU	W = Channel Number
<input type="checkbox"/>	= Written By TPU	<input type="checkbox"/>	= Unused Parameters	YY = 41 for TPU_A and 44 for TPU_B

Figure D-9 NITC Parameters

D.8 Multiphase Motor Commutation (COMM)



The COMM function generates the phase commutation signals for a variety of brushless motors, including three-phase brushless direct current. It derives the commutation state directly from the position decoded in FQD, thus eliminating the need for hall effect sensors.

The state sequence is implemented as a user-configurable state machine, thus providing a flexible approach with other general applications. A CPU offset parameter is provided to allow all the switching angles to be advanced or retarded on the fly by the CPU. This feature is useful for torque maintenance at high speeds. See Motorola TPU Programming Note [*Multiphase Motor Commutation TPU Function \(COMM\)*](#), (TPUPN09/D).

[Figure D-10](#) and [Figure D-11](#) show all of the host interface areas for the COMM function.



NAME		CONTROL BITS	OPTIONS	ADDRESSES
0	<div><div></div></div>	Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
3 2 1 0	<div><div></div><div></div><div></div><div></div></div>	Channel Function Select	xxxx – FQD Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
1 0	<div><div></div><div></div></div>	Host Sequence	00 – Sensorless Match Update Mode 01 – Sensorless Match Update Mode 10 – Sensorless Link Update Mode 11 – Sensorled Mode	0x30YY14 – 0x30YY16
1 0	<div><div></div><div></div></div>	Host Service Request	00 – No Host Service (Reset Condition) 01 – Not Used 10 – Initialize or Force State 11 – Initialize or Force Immediate State Test	0x30YY18 – 0x30YY1A
1 0	<div><div></div><div></div></div>	Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
0	<div><div></div></div>	Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20

		PARAMETER RAM															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0						START_LINK_CHANNEL				COUNTER_ADDR							
0x30YYW2						NO_OF_STATES						STATE_NO					
0x30YYW4		OFFSET															
0x30YYW6		UPDATE_PERIO															
0x30YYW8		UPPER															
0x30YYWA		LOWER															
0x30YYWC																	
0x30YYWE																	

☐ = Written By CPU ☐ = Written by CPU and TPU W = Channel Number
☐ = Written By TPU ☐ = Unused Parameters YY = 41 for TPU_A and 44 for TPU_B

Figure D-10 COMM Parameters (Part 1 of 2)




Figure D-11 COMM Parameters (Part 2 of 2)

D.9 Hall Effect Decode (HALLD)

The HALLD function decodes the sensor signals from a brushless motor, along with a direction input from the CPU, into a state number. The function supports two- or three-sensor decoding. The decoded state number is written into a COMM channel, which outputs the required commutation drive signals. In addition to brushless motor applications, the function can have more general applications, such as decoding “option” switches. See Motorola TPU Programming Note [Hall Effect Decode TPU Function \(HALLD\)](#), (TPUPN10/D).

Figure D-12 shows all of the host interface areas for the HALLD function.



NAME		CONTROL BITS	OPTIONS	ADDRESSES
0	<div><div></div></div>	Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
3 2 1 0	<div><div></div><div></div><div></div><div></div></div>	Channel Function Select	xxxx – FQD Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
1 0	<div><div></div><div></div></div>	Host Sequence	00 – Channel A 01 – Channel B 10 – Channel B 11 – Channel C (3-Channel Mode Only)	0x30YY14 – 0x30YY16
1 0	<div><div></div><div></div></div>	Host Service Request	00 – No Host Service (Reset Condition) 01 – Not Used 10 – Initialize, 2-Channel Mode 11 – Initialize, 3-Channel Mode	0x30YY18 – 0x30YY1A
1 0	<div><div></div><div></div></div>	Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
0	<div><div></div></div>	Channel Interrupt Status	x – Not Used	0x30YY20

		PARAMETER RAM
		15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x30YYW0		
0x30YYW2		
0x30YYW4		
0x30YYW6		DIRECTION (1)
0x30YYW8		STATE_NO_ADDR (2)
0x30YYWA		PINSTATE
0x30YYWC		
0x30YYWE		

☐ = Written By CPU

☐ = Written by CPU and TPU

W = Channel Number

☐ = Written By TPU

☐ = Unused Parameters

YY = 41 for TPU_A and 44 for
TPU_B

NOTES:

1. Channel A Only.

2. One Channel Only (Channel B in 2-Channel Mode, Channel C in 3-Channel Mode).

Figure D-12 HALLD Parameters

D.10 Multichannel Pulse-Width Modulation (MCPWM)



MCPWM generates pulse-width modulated outputs with full 0% to 100% duty cycle range independent of other TPU activity. This capability requires two TPU channels plus an external gate for one PWM channel. (A simple one-channel PWM capability is supported by the QOM function.)

Multiple PWMs generated by MCPWM have two types of high time alignment: edge aligned and center aligned. Edge-aligned mode uses $n + 1$ TPU channels for n PWMs; center-aligned mode uses $2n + 1$ channels. Center-aligned mode allows a user-defined “dead time” to be specified so that two PWMs can be used to drive an H-bridge without destructive current spikes. This feature is important for motor control applications. See Motorola TPU Programming Note [*Multichannel PWM TPU Function \(MCPWM\), \(TPUPN05/D\)*](#).

[Figure D-13](#) through [Figure D-18](#) show the host interface areas for the MCPWM function in each mode.



NAME		CONTROL BITS	OPTIONS	ADDRESSES
0	<div><div></div></div>	Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A
3 2 1 0	<div><div></div><div></div><div></div><div></div></div>	Channel Function Select	xxxx – FQD Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
1 0	<div><div></div><div></div></div>	Host Sequence	00 – Edge-Aligned Mode 01 – Slave A Type Center-Aligned Mode 10 – Slave B Type Center-Aligned Mode 11 – Slave C Type Center-Aligned Mode	0x30YY14 – 0x30YY16
1 0	<div><div></div><div></div></div>	Host Service Request	00 – No Host Service (Reset Condition) 01 – Initialize as Slave (Inverted) 10 – Initialize, as Slave (Normal) 11 – Initialize as Master	0x30YY18 – 0x30YY1A
1 0	<div><div></div><div></div></div>	Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
0	<div><div></div></div>	Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20

		PARAMETER RAM															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0		PERIOD															
0x30YYW2		IRQ_RATE								PERIOD_COUNT							
0x30YYW4		LAST_RISE_TIME															
0x30YYW6		LAST_FALL_TIME															
0x30YYW8		RISE_TIME_PTR															
0x30YYWA		FALL_TIME_PTR															
0x30YYWC																	
0x30YYWE																	

<input type="checkbox"/> = Written By CPU	<input type="checkbox"/> = Written by CPU and TPU	W = Channel Number
<input type="checkbox"/> = Written By TPU	<input type="checkbox"/> = Unused Parameters	YY = 41 for TPU_A and 44 for TPU_B

Figure D-13 MCPWM Parameters — Master Mode



				CONTROL BITS		
				NAME	OPTIONS	ADDRESSES
3	2	1	0	Channel Function Select	MCPWM Function Number (Assigned During Microcode Assembly)	0x30YY0A
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>			
				Host Sequence	00 – Edge-Aligned Mode	0x30YY0C – 0x30YY12
					01 – Slave A Type Center Aligned Mode	
					10 – Slave B Type Center Aligned Mode	
					11 – Slave C Type Center Aligned Mode	
1	0			Host Service Request	00 – No Host Service (Reset Condition)	0x30YY14 – 0x30YY16
<input type="checkbox"/>	<input type="checkbox"/>				01 – Initialize As Slave (Inverted)	
					10 – Initialize As Slave (Normal)	
					11 – Initialize As Master	
1	0			Channel Priority	00 – Disabled	0x30YY18 – 0x30YY1E
<input type="checkbox"/>	<input type="checkbox"/>				01 – Low Priority	
					10 – Medium Priority	
					11 – High Priority	
				Channel Interrupt Enable	0 – Channel Interrupts Disabled	0x30YY1C – 0x30YY1E
					1 – Channel Interrupts Enabled	
				Channel Interrupt Status	0 – Channel Interrupt Not Asserted	0x30YY20
					1 – Channel Interrupt Asserted	

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	PERIOD															
0x30YYW2	HIGH_TIME															
0x30YYW4																
0x30YYW6	HIGH_TIME_PTR															
0x30YYW8	RISE_TIME_PTR															
0x30YYWA	FALL_TIME_PTR															
0x30YYWC																
0x30YYWE																

<input type="checkbox"/>	= Written By CPU	<input type="checkbox"/>	= Written by CPU and TPU	W = Channel Number
<input type="checkbox"/>	= Written By TPU	<input type="checkbox"/>	= Unused Parameters	YY = 41 for TPU_A and 44 for TPU_B

Figure D-14 MCPWM Parameters — Slave Edge-Aligned Mode



CONTROL BITS				NAME	OPTIONS	ADDRESSES
3	2	1	0			
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Channel Function Select	MCPWM Function Number (Assigned During Microcode Assembly)	0x30YY0A
	1	0		Host Sequence	00 – Edge-Aligned Mode	0x30YY0C – 0x30YY12
<input type="checkbox"/>	<input type="checkbox"/>				01 – Slave A Type Center Aligned Mode	
					10 – Slave B Type Center Aligned Mode	
					11 – Slave C Type Center Aligned Mode	
	1	0		Host Service Request	00 – No Host Service (Reset Condition)	0x30YY14 – 0x30YY16
<input type="checkbox"/>	<input type="checkbox"/>				01 – Initialize As Slave (Inverted)	
					10 – Initialize As Slave (Normal)	
					11 – Initialize As Master	
	1	0		Channel Priority	00 – Disabled	0x30YY18 – 0x30YY1A
<input type="checkbox"/>	<input type="checkbox"/>				01 – Low Priority	
					10 – Medium Priority	
					11 – High Priority	
	0			Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY1C – 0x30YY1E
<input type="checkbox"/>						
	0			Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20
<input checked="" type="checkbox"/>						

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	PERIOD															
0x30YYW2	NXT_B_RISE_TIME															
0x30YYW4	NXT_B_FALL_TIME															
0x30YYW6	DEAD_TIME							HIGH_TIME_PTR								
0x30YYW8	RISE_TIME_PTR															
0x30YYWA	FALL_TIME_PTR															
0x30YYWC																
0x30YYWE																

= Written By CPU

= Written by CPU and TPU

= Written By TPU

= Unused Parameters

W = Channel Number
YY = 41 for TPU_A and 44 for TPU_B

Figure D-15 MCPWM Parameters — Slave Ch A Non-Inverted Center-Aligned Mode



CONTROL BITS																
NAME				OPTIONS	ADDRESSES											
3	2	1	0													
<div></div>	<div></div>	<div></div>	<div></div>	Channel Function Select	MCPWM Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12										
1	0			Host Sequence	00 – Edge-Aligned Mode 01 – Slave A Type Center Aligned Mode 10 – Slave B Type Center Aligned Mode 11 – Slave C Type Center Aligned Mode	0x30YY14 – 0x30YY16										
1	0			Host Service Request	00 – No Host Service (Reset Condition) 01 – Initialize As Slave (Inverted) 10 – Initialize As Slave (Normal) 11 – Initialize As Master	0x30YY18 – 0x30YY1A										
1	0			Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E										
0				Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A										
0				Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20										
PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	HIGH_TIME															
0x30YYW2	CURRENT_HIGH_TIME															
0x30YYW4	TEMP_STORAGE															
0x30YYW6																
0x30YYW8	B_FALL_TIME_PTR															
0x30YYWA	B_RISE_TIME_PTR															
0x30YYWC																
0x30YYWE																
							<div></div> = Written By CPU									
							<div></div> = Written by CPU and TPU									
							W = Channel Number									
							YY = 41 for TPU_A and 44 for TPU_B									
							<div></div> = Written By TPU									
							<div></div> = Unused Parameters									

Figure D-16 MCPWM Parameters — Slave Ch B Non-Inverted Center-Aligned Mode



				CONTROL BITS		ADDRESSES
				NAME	OPTIONS	
3	2	1	0	Channel Function Select	MCPWM Function Number (Assigned During Microcode Assembly)	0x30YY0A
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>			
	1	0		Host Sequence	00 – Edge-Aligned Mode	0x30YY0C – 0x30YY12
	<input type="checkbox"/>	<input type="checkbox"/>			01 – Slave A Type Center Aligned Mode	
					10 – Slave B Type Center Aligned Mode	
					11 – Slave C Type Center Aligned Mode	
	1	0		Host Service Request	00 – No Host Service (Reset Condition)	0x30YY14 – 0x30YY16
	<input type="checkbox"/>	<input type="checkbox"/>			01 – Initialize As Slave (Inverted)	
					10 – Initialize As Slave (Normal)	
					11 – Initialize As Master	
	1	0		Channel Priority	00 – Disabled	0x30YY18 – 0x30YY1A
	<input type="checkbox"/>	<input type="checkbox"/>			01 – Low Priority	
					10 – Medium Priority	
					11 – High Priority	
	0			Channel Interrupt Enable	0 – Channel Interrupts Disabled	0x30YY1C – 0x30YY1E
	<input type="checkbox"/>				1 – Channel Interrupts Enabled	
	0			Channel Interrupt Status	0 – Channel Interrupt Not Asserted	0x30YY20
	<input checked="" type="checkbox"/>				1 – Channel Interrupt Asserted	

PARAMETER RAM																							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
0x30YYW0	PERIOD																						
0x30YYW2	NXT_B_RISE_TIME																						
0x30YYW4	NXT_B_FALL_TIME																						
0x30YYW6	DEAD_TIME								HIGH_TIME_PTR														
0x30YYW8	RISE_TIME_PTR																						
0x30YYWA	FALL_TIME_PTR																						
0x30YYWC																							
0x30YYWE																							

<input type="checkbox"/>	= Written By CPU	<input checked="" type="checkbox"/>	= Written by CPU and TPU	W = Channel Number
<input checked="" type="checkbox"/>	= Written By TPU	<input type="checkbox"/>	= Unused Parameters	YY = 41 for TPU_A and 44 for TPU_B

Figure D-17 MCPWM Parameters — Slave Ch A Inverted Center-Aligned Mode



				CONTROL BITS												
				NAME	OPTIONS	ADDRESSES										
3	2	1	0	<div><div></div><div></div><div></div><div></div></div> Channel Function Select	MCPWM Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12										
	1	0		<div><div></div><div></div></div> Host Sequence	00 – Edge-Aligned Mode 01 – Slave A Type Center Aligned Mode 10 – Slave B Type Center Aligned Mode 11 – Slave C Type Center Aligned Mode	0x30YY14 – 0x30YY16										
	1	0		<div><div></div><div></div></div> Host Service Request	00 – No Host Service (Reset Condition) 01 – Initialize As Slave (Inverted) 10 – Initialize As Slave (Normal) 11 – Initialize As Master	0x30YY18 – 0x30YY1A										
	1	0		<div><div></div><div></div></div> Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E										
	0			<div><div></div></div> Channel Interrupt Enable	0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled	0x30YY0A										
	0			<div><div></div></div> Channel Interrupt Status	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY20										
PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	HIGH_TIME															
0x30YYW2	CURRENT_HIGH_TIME															
0x30YYW4	TEMP_STORAGE															
0x30YYW6																
0x30YYW8	B_FALL_TIME_PTR															
0x30YYWA	B_RISE_TIME_PTR															
0x30YYWC																
0x30YYWE																
<div></div> = Written By CPU				<div></div> = Written by CPU and TPU				W = Channel Number								
<div></div> = Written By TPU				<div></div> = Unused Parameters				YY = 41 for TPU_A and 44 for TPU_B								

Figure D-18 MCPWM Parameters — Slave Ch B Non-Inverted Center-Aligned Mode

D.11 Fast Quadrature Decode TPU Function (FQD)



FQD is a position feedback function for motor control. It decodes the two signals from a slotted encoder to provide the CPU with a 16-bit free-running position counter. FQD incorporates a “speed switch” which disables one of the channels at high speed, allowing faster signals to be decoded. A time stamp is provided on every counter update to allow position interpolation and better velocity determination at low speed or when low resolution encoders are used. The third index channel provided by some encoders is handled by the ITC function. See Motorola TPU Programming Note [*Fast Quadrature Decode TPU Function \(FQD\), \(TPUPN02/D\)*](#).

[**Figure D-19**](#) and [**Figure D-20**](#) show the host interface areas for the FQD function for primary and secondary channels, respectively.

CONTROL BITS



				NAME	OPTIONS	ADDRESSES
3	2	1	0			
				Channel Function Select	xxxx – FQD Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
1	0					
				Host Sequence Bits	00 – Primary Channel (Normal Mode) 01 – Secondary Channel (Normal Mode) 10 – Primary Channel (Fast Mode) 11 – Secondary Channel (Fast Mode)	0x30YY14 – 0x30YY16
1	0					
				Host Service Bits	00 – No Host Service (Reset Condition) 01 – Not Used 10 – Read TCR1 11 – Initialize	0x30YY18 – 0x30YY1A
1	0					
				Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
0						
				Channel Interrupt Enable	x – Not Used	0x30YY0A
0						
				Channel Interrupt Status	xx – Not Used	0x30YY20

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	EDGE_TIME															
0x30YYW2	POSITION_COUNT															
0x30YYW4	TCR1_VALUE															
0x30YYW6	CHAN_PINSTATE															
0x30YYW8	CORR_PINSTATE_ADDR															
0x30YYWA	EDGE_TIME_LSB_ADDR															
0x30YYWC																
0x30YYWE																

= Written By CPU

= Written by CPU and TPU

W = Channel Number

= Written By TPU

= Unused Parameters

YY = 41 for TPU_A and 44 for TPU_B

Figure D-19 FQD Parameters — Primary Channel



NAME	CONTROL BITS OPTIONS	ADDRESSES
<div> <div>3</div> <div>2</div> <div>1</div> <div>0</div> <div> <div></div> <div></div> <div></div> <div></div> </div> </div> Channel Function Select	xxxx – FQD Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
<div> <div>1</div> <div>0</div> <div> <div></div> <div></div> </div> </div> Host Sequence Bits	00 – Primary Channel (Normal Mode) 01 – Secondary Channel (Normal Mode) 10 – Primary Channel (Fast Mode) 11 – Secondary Channel (Fast Mode)	0x30YY14 – 0x30YY16
<div> <div>1</div> <div>0</div> <div> <div></div> <div></div> </div> </div> Host Service Bits	00 – No Host Service (Reset Condition) 01 – Not Used 10 – Read TCR1 11 – Initialize	0x30YY18 – 0x30YY1A
<div> <div>1</div> <div>0</div> <div> <div></div> <div></div> </div> </div> Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
<div> <div>0</div> <div> <div></div> </div> </div> Channel Interrupt Enable	x – Not Used	0x30YY0A
<div> <div>0</div> <div> <div></div> </div> </div> Channel Interrupt Status	xx – Not Used	0x30YY20

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0																
0x30YYW2																
0x30YYW4	TCR1_VALUE															
0x30YYW6	CHAN_PINSTATE															
0x30YYW8	CORR_PINSTATE_ADDR															
0x30YYWA	EDGE_TIME_LSB_ADDR															
0x30YYWC																
0x30YYWE																

<div></div> = Written By CPU	<div></div> = Written by CPU and TPU	W = Channel Number
<div></div> = Written By TPU	<div></div> = Unused Parameters	YY = 41 for TPU_A and 44 for TPU_B

Figure D-20 FQD Parameters — Secondary Channel

D.12 Period/Pulse-Width Accumulator (PPWA)



The period/pulse-width accumulator (PPWA) algorithm accumulates a 16-bit or 24-bit sum of either the period or the pulse width of an input signal over a programmable number of periods or pulses (from one to 255). After an accumulation period, the algorithm can generate a link to a sequential block of up to eight channels. The user specifies a starting channel of the block and number of channels within the block. Generation of links depends on the mode of operation.

Any channel can be used to measure an accumulated number of periods of an input signal. A maximum of 24 bits can be used for the accumulation parameter. From one to 255 period measurements can be made and summed with the previous measurement(s) before the TPU interrupts the CPU, allowing instantaneous or average frequency measurement, and the latest complete accumulation (over the programmed number of periods).

The pulse width (high-time portion) of an input signal can be measured (up to 24 bits) and added to a previous measurement over a programmable number of periods (one to 255). This provides an instantaneous or average pulse-width measurement capability, allowing the latest complete accumulation (over the specified number of periods) to always be available in a parameter.

By using the output compare function in conjunction with PPWA, an output signal can be generated that is proportional to a specified input signal. The ratio of the input and output frequency is programmable. One or more output signals with different frequencies, yet proportional and synchronized to a single input signal, can be generated on separate channels. See Motorola TPU Programming Note [*Period/Pulse-Width Accumulator TPU Function \(PPWA\), \(TPUPN11/D\)*](#).

Figure D-21 shows the host interface areas and parameter RAM for the PPWA function.



				CONTROL BITS												
				OPTIONS		ADDRESSES										
3	2	1	0													
<div></div>	<div></div>	<div></div>	<div></div>	Channel Function Select	PPWA Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12										
1	0															
<div></div>	<div></div>			Channel Priority	00 – Channel Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E										
1	0															
<div></div>	<div></div>			Host Sequence Bits	00 – Accumulate 24-Bit Periods, No Links 01 – Accumulate 16-Bit Periods, Links 10 – Accumulate 24-Bit Pulse Widths, No Links 11 – Accumulate 16-Bit Pulse Widths, Links	0x30YY14 – 0x30YY16										
1	0															
<div></div>	<div></div>			Host Service Bits	00 – Not Used 01 – Not Used 10 – Initialize 11 – Not Used	0x30YY18 – 0x30YY1A										
0																
<div></div>				Interrupt Enable	0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted	0x30YY0A										
0																
<div></div>				Interrupt Status		0x30YY20										
PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	START_LINK_CHANNEL				LINK_CHANNEL_COUNT				CHANNEL_CONTROL							
0x30YYW2	MAX_COUNT								PERIOD_COUNT							
0x30YYW4	LAST_ACCUM															
0x30YYW6	ACCUM															
0x30YYW8	ACCUM_RATE								PPWA_UB							
0x30YYWA	PPWA_LW															
0x30YYWC																
0x30YYWE																

D.13 Output Compare (OC)



The output compare (OC) function generates a rising edge, falling edge, or a toggle of the previous edge in one of three ways:

1. Immediately upon CPU initiation, thereby generating a pulse with a length equal to a programmable delay time
2. At a programmable delay time from a user-specified time
3. Continuously. Upon receiving a link from a channel, OC references, without CPU interaction, a specifiable period and calculates an offset:

$$\text{Offset} = \text{Period} \times \text{Ratio}$$

where RATIO is a parameter supplied.

This algorithm generates a 50% duty-cycle continuous square wave with each high/low time equal to the calculated OFFSET. Due to offset calculation, there is an initial link time before continuous pulse generation begins. See Motorola TPU Programming Note [*Output Compare TPU Function \(OC\), \(TPUPN12/D\)*](#).

Figure D-22 shows the host interface areas and parameter RAM for the OC function.



				CONTROL BITS													
				OPTIONS		ADDRESSES											
3	2	1	0														
<div></div>	<div></div>	<div></div>	<div></div>	Channel Function Select	OC Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12											
	1		0														
<div></div>	<div></div>			Channel Priority	00 – Channel Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E											
	1		0														
<div></div>	<div></div>			Host Sequence Bits	0x – Matches and Pulses Scheduled x1 – Only Read TCR1, TCR2	0x30YY14 – 0x30YY16											
	1		0														
<div></div>	<div></div>			Host Service Bits	00 – No Host Service Request 01 – Host-Initiated Pulse 10 – Not Used 11 – Initialize, Continuous Pulses	0x30YY18 – 0x30YY1A											
	0																
<div></div>				Interrupt Enable	0 – Interrupt Not Asserted 1 – Interrupt Asserted	0x30YY0A											
	0																
<div></div>				Interrupt Status		0x30YY20											
PARAMETER RAM																	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x30YYW0	<div></div>								CHANNEL_CONTROL								
0x30YYW2	OFFSET																
0x30YYW4	RATIO								REF_ADDR1							0	
0x30YYW6	REF_ADDR2								0	REF_ADDR3							0
0x30YYW8	REF_TIME																
0x30YYWA	ACTUAL_MATCH_TIME																
0x30YYWC	TCR1																
0x30YYWE	TCR2																
<div></div>																	
<div></div>																	
<div></div>																	

D.14 Pulse-Width Modulation (PWM)



The TPU can generate a pulse-width modulation (PWM) waveform with any duty cycle from zero to 100% (within the resolution and latency capability of the TPU). To define the PWM, the CPU provides one parameter that indicates the period and another parameter that indicates the high time. Updates to one or both of these parameters can direct the waveform change to take effect immediately, or coherently beginning at the next low-to-high transition of the pin. See Motorola TPU Programming Note [*Pulse-Width Modulation TPU Function \(PWM\), \(TPUPN17/D\)*](#).

Figure D-23 shows the host interface areas and parameter RAM for the PWM function.




Figure D-23 PWM Parameters

D.15 Discrete Input/Output (DIO)

The DIO function allows a TPU channel to be used as a digital I/O pin.

When a pin is used as a discrete input, a parameter indicates the current input level and the previous 15 levels of a pin. Bit 15, the most significant bit of the parameter, indicates the most recent state. Bit 14 indicates the next most recent state, and so on. The programmer can choose one of the three following conditions to update the parameter:

1. when a transition occurs
2. when the CPU makes a request, or
3. when a rate specified in another parameter is matched

When a pin is used as a discrete output, it is set high or low only upon request by the CPU. See Motorola TPU Programming Note [*Discrete Input/Output TPU Function \(DIO\), \(TPUPN18/D\)*](#).

Figure D-24 shows the host interface areas for the DIO function.





				CONTROL BITS					
				NAME	OPTIONS	ADDRESSES			
3	2	1	0	Channel Function Select	DIO Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12			
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>						
	1	0		Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E			
	<input type="checkbox"/>	<input type="checkbox"/>							
	1	0		Host Sequence Bits		00 – Update on Transition 01 – Update at Match Rate 10 – Update on HSR 11 11 – Not Used	0x30YY14 – 0x30YY16		
	<input type="checkbox"/>	<input type="checkbox"/>							
	1	0			Host Service Bits			00 – Not Used 01 – Drive Pin High 10 – Drive Pin Low 11 – Initialize	0x30YY18 – 0x30YY1A
	<input type="checkbox"/>	<input type="checkbox"/>							
	0			Interrupt Enable		0 – Interrupt Not Asserted 1 – Interrupt Asserted	0x30YY0A		
	<input type="checkbox"/>								
	0			Interrupt Status		0x30YY20			
	<input checked="" type="checkbox"/>								




Figure D-24 DIO Parameters

D.16 Synchronized Pulse-Width Modulation (SPWM)



The SPWM function generates a pulse-width modulated waveform (PWM). The CPU can change the period or high time of the waveform at any time. Three different operating modes allow the function to maintain complex timing relationships between channels without CPU intervention.

The SPWM output waveform duty cycle excludes 0% and 100%. If a PWM does not need to maintain a time relationship to another PWM, the PWM function should be used instead. See Motorola TPU Programming Note [*Synchronized Pulse-Width Modulation TPU Function \(SPWM\), \(TPUPN19/D\)*](#).

[Figure D-25](#) and [Figure D-26](#) show all of the host interface areas for the SPWM function.



				CONTROL BITS		ADDRESSES
NAME				OPTIONS		
3	2	1	0			
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Channel Function Select	SPWM Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Host Sequence Bits	00 – Mode 0 01 – Mode 1 10 – Mode 2 11 – Not Used	0x30YY14 – 0x30YY16
	1	0				
<input type="checkbox"/>	<input type="checkbox"/>			Host Service Bits	00 – No Host Service Request 01 – Not Used 10 – Initialize 11 – Immediate Update (Mode 1)	0x30YY18 – 0x30YY1A
	0					
<input type="checkbox"/>				Interrupt Enable	0 – Interrupt Not Asserted 1 – Interrupt Asserted	0x30YY0A
	0					
<input checked="" type="checkbox"/>				Interrupt Status		0x30YY20




Figure D-25 SPWM Parameters, Part 1 of 2



PARAMETER RAM (MODE 1)																								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
0x30YYW0	LASTRISE								CHANNEL_CONTROL															
0x30YYW2	NEXTRISE																							
0x30YYW4	HIGH_TIME																							
0x30YYW6	DELAY																							
0x30YYW8	REF_ADDR1								REF_ADDR2															
0x30YYWA	REF_VALUE																							
0x30YYWC																								
0x30YYWE																								

PARAMETER RAM (MODE 2)																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	LASTRISE								CHANNEL_CONTROL							
0x30YYW2	NEXTRISE															
0x30YYW4	HIGH_TIME															
0x30YYW6	PERIOD															
0x30YYW8	START_LINK_CHANNEL				LINK_CHANNEL_COUNT				REF_ADDR1							
0x30YYWA	DELAY															
0x30YYWC																
0x30YYWE																

= Written By CPU
 = Written by CPU and TPU
 W = Channel Number
 YY = 41 for TPU_A and 44 for TPU_B
 = Written By TPU
 = Unused Parameters

Figure D-26 SPWM Parameters, Part 2 of 2

D.17 Read / Write Timers and Pin TPU Function (RWTPIN)



The RWTPIN TPU function enables the CPU to read both the TCR1 and TCR2 timer counters via locations in PRAM and selectively load TCR1 or TCR2 with a CPU supplied value contained in PRAM. The function also allows control of the pin state and direction of the RWTPIN channel.







A pin state parameter is maintained in PRAM and is updated upon every service request. It can contain a value of the current pinstate whether the pin is programmed as an input or output.


The function also receives links, and upon receipt will read the two TCRs into PRAM, updating the pinstate parameter. A maskable interrupt request to the CPU is generated.

The CPU can control the channel pin, the channel pin and the TCRs, or just the TCRs. To control the pin only, the 'read TCR' option is used and the values returned ignored. Controlling the TCRs without effect on the pin allows this function to be run on a TPU channel whose pin is being controlled by a different function running on another channel (e.g., a slave stepper motor channel). See Motorola TPU Programming Note [*Using The TPU Function Library And TPU Emulation Mode, \(TPUPN00/D\)*](#).

Figure D-27 shows all of the host interface areas for the PTA function.



				CONTROL BITS			
				NAME	OPTIONS	ADDRESSES	
3	2	1	0	 Channel Function Select	Read/Write Timers and Pin Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12	
1	0		 Host Sequence		XX – Not Used	0x30YY14 – 0x30YY16	
1	0				 Host Service Request	00 – No Action 01 – Read TCRs and read/write pin 10 – Write TCR1, read TCRs and read/write pin 11 – Write TCR2, read TCRs and read/write pin	0x30YY18 – 0x30YY1A
1	0					 Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority
0				 Channel Interrupt Enable			0 – Channel Interrupts Disabled 1 – Channel Interrupts Enabled
0			 Channel Interrupt Status				0 – Channel Interrupt Not Asserted 1 – Channel Interrupt Asserted







 = Written By CPU	 = Written by CPU and TPU	W = Channel Number
 = Written By TPU	 = Unused Parameters	YY = 41 For TPU_A 44 For TPU_B and 5C For TPU_C

Figure D-27 RWTPIN Parameters

D.18 ID TPU Function (ID)



This is a simple function that returns the version of the TPU ROM on the current device.

Figure D-28 shows all of the host interface areas for the ID function.



				CONTROL BITS			
				NAME	OPTIONS	ADDRESSES	
3	2	1	0	Channel Function Select	Identification Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12	
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>				
				Host Sequence	XX – Not Used	0x30YY14 – 0x30YY16	
1	0						
<input type="checkbox"/>	<input type="checkbox"/>						
				Host Service Request	00 – No Action	0x30YY18 – 0x30YY1A	
1	0				01 – Read Read TPU ROM version		
<input type="checkbox"/>	<input type="checkbox"/>				10 – Not Used		
					11 – Not Used		
				Channel Priority	00 – Disabled	0x30YY1C – 0x30YY1E	
1	0				01 – Low Priority		
<input type="checkbox"/>	<input type="checkbox"/>				10 – Medium Priority		
					11 – High Priority		
				Channel Interrupt Enable	0 – Channel Interrupts Disabled	0x30YY0A	
0					1 – Channel Interrupts Enabled		
<input type="checkbox"/>							
				Channel Interrupt Status	0 – Channel Interrupt Not Asserted	0x30YY20	
0					1 – Channel Interrupt Asserted		
<input checked="" type="checkbox"/>							

PARAMETER RAM																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x30YYW0	TPU3_ID								ROM_REVISION							
0x30YYW2																
0x30YYW4																
0x30YYW6																
0x30YYW8																
0x30YYWA																
0x30YYWC																
0x30YYWE																

D.19 Serial Input/Output Port (SIOP)



The serial input/output port (SIOP) TPU function uses two or three TPU channels to form a uni- or bi-directional synchronous serial port that can be used to communicate with a wide variety of devices. Features such as baud rate and transfer size are user programmable. The function can also produce a clock-only, when it uses just one channel.

The SIOP TPU function has been designed to closely resemble the SIOP hardware port found on some Motorola MCUs and can be used to add serial capabilities to a device without a serial port, or extend the capabilities of one with a hardware synchronous port.

SIOP operates in master mode (i.e., the TPU always generates the clock) and the following features are programmable:

1. Choice of clock-only (one channel), clock + transmit (two channels), clock + receive (two channels) or clock + transmit + receive (three channels) operating modes
2. Baud rate period is freely programmable over a 15-bit range of TCR1 counts
3. Selection of msb or lsb first shift direction
4. Variable transfer size from one to 16 bits
5. Clock polarity is programmable

When a transfer of data is complete the SIOP function notifies the host CPU by issuing an interrupt request. The arrangement of the multiple SIOP channels is fixed: the data out channel is the channel above the clock channel and the data in channel is the channel below the clock channel. In clock-only or uni-directional mode, the unused TPU channels are free to run other TPU functions. Two possible SIOP configurations are shown in **Figure D-29**.




Figure D-29 Two Possible SIOP Configurations

D.19.1 Parameters

Figure D-30 shows the host interface areas and parameter RAM for the SIOP function. The following sections describe these parameters. Note that only the clock channel requires any programming — the data in and out channels are entirely under TPU microcode control.





				CONTROL BITS					
				NAME	OPTIONS	ADDRESSES			
3	2	1	0	Channel Function Select	SIOP Function Number (Assigned During Microcode Assembly)	0x30YY0C – 0x30YY12			
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>						
	1	0		Channel Priority	00 – Disabled 01 – Low Priority 10 – Medium Priority 11 – High Priority	0x30YY1C – 0x30YY1E			
	<input type="checkbox"/>	<input type="checkbox"/>							
	1	0		Host Sequence Bits		00 – Clock Channel Active Only, No Data Transfer 01 – D _{OUT} Channels Active, No Data Receive 10 – Clock and D _{IN} Channels Active, No Data Transmit 11 – Full Bidirectional Tansmit and Receive	0x30YY14 – 0x30YY16		
	<input type="checkbox"/>	<input type="checkbox"/>							
	1	0			Host Service Bits			00 – No Host Service (Reset Condition) 01 – No Action 10 – No Action 11 – Initialize Clock Channel and Start Transfer	0x30YY18 – 0x30YY1A
	<input type="checkbox"/>	<input type="checkbox"/>							
	0			Interrupt Enable		0 – Interrupt Not Asserted 1 – Interrupt Asserted	0x30YY0A		
	<input type="checkbox"/>								
	0			Interrupt Status	0 – Interrupt Not Asserted 1 – Interrupt Asserted	0x30YY20			
	<input checked="" type="checkbox"/>								

PARAMETER RAM																	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x30YYW0	S							CHANNEL_CONTROL									
0x30YYW2	HALF-PERIOD																
0x30YYW4													BIT_COUNT				
0x30YYW6													XFER_SIZE				
0x30YYW8	DATA																
0x30YYWA																	
0x30YYWC																	
0x30YYWE																	

☐ = Written By CPU

☒ = Written by CPU and TPU

W = Channel Number

☒ = Written By TPU

☐ = Unused Parameters

YY = 41 for TPU_A and 44 for TPU_B

Figure D-30 SIOP Parameters

D.19.1.1 CHAN_CONTROL

This 9-bit CPU written parameter is used to setup the clock polarity for the SIOP data transfer. The valid values for CHAN_CONTROL for this function are given in the table below. CHAN_CONTROL must be written by the host prior to issuing the host service request (HSR) to initialize the function.



Table D-4 SIOP Function Valid CHAN_Control Options

CHAN_CONTROL¹ 8 7 6 5 4 3 2 1 0	Resulting Action
0 1 0 0 0 1 1 0 1	Data valid on clock Falling edge.
0 1 0 0 0 1 1 1 0	Data valid on clock Rising edge.

NOTES:

1. Other values of CHAN_CONTROL may result in indeterminate operation.

D.19.1.2 BIT_D

BIT_D is a CPU written bit that determines the direction of shift of the SIOP data. If BIT_D is zero then SIOP_DATA is right shifted (lsb first). If BIT_D is one then SIOP_DATA is left shifted (msb first).

D.19.1.3 HALF_PERIOD

This CPU-written parameter defines the baud rate of the SIOP function. The value contained in HALF_PERIOD is the number of TCR1 counts for a half SIOP clock period (e.g., for a 50 KHz baud rate, with a TCR1 period of 240 ns, the value $[(1/50 \text{ KHz})/2]/240 \text{ ns} = 42$ should be written to HALF_PERIOD. The range for HALF_PERIOD is 1 to 0x8000, although the minimum value in practice will be limited by other system conditions. See notes on use and performance of SIOP function.

D.19.1.4 BIT_COUNT

This parameter is used by the TPU to count down the number bits remaining while a transfer is in progress. During the SIOP initialization state, BIT_COUNT is loaded with the value contained in XFER_SIZE. It is then decremented as the data is transferred and when it reaches zero, the transfer is complete and the TPU issues an interrupt request to the CPU.

D.19.1.5 XFER_SIZE

This CPU-written parameter determines the number of bits that make up a data transfer. During initialization, XFER_SIZE is copied into BIT_COUNT. XFER_SIZE is shown as a 5-bit parameter to match the maximum size of 16 bits in SIOP_DATA, although the TPU uses the whole word location. For normal use, XFER_SIZE should be in the range 1-to-16.

D.19.1.6 SIOP_DATA

This parameter is the data register for all SIOP transfers. Data is shifted out of one end of SIOP_DATA and shifted in at the other end, the shift direction being determined

by the value of BIT_D. In output only mode, zero will be shifted into SIOP_DATA and in input only mode, the data shifted out is ignored. In clock-only mode SIOP_DATA is still shifted. Note that no 'justifying' of SIOP_DATA is performed by the TPU, (e.g., if an 8-bit bi-directional transfer is made, shifting lsb first, then the bottom byte of SIOP_DATA will be shifted out and the input data will be shifted into the upper byte of SIOP_DATA).



NOTE

SIOP_DATA is not buffered. The CPU should only access it between completion of one transfer and the start of the next.

D.19.2 Host CPU Initialization of the SIOP Function

The CPU initializes the SIOP function by:

1. Disabling the channel by clearing the two channel priority bits
2. Selecting the SIOP function on the channel by writing the assigned SIOP function number to the function select bits
3. Writing CHAN_CONTROL in the clock channel parameter RAM
4. Writing HALF_PERIOD, BIT_D and XFER_SIZE in the clock channel parameter RAM to determine the speed, shift direction and size of the transfer
5. Writing SIOP_DATA if the data output is to be used
6. Selecting the required operating mode via the two host sequence bits
7. Issuing a host service request type 0b11
8. Enabling service by assigning H, M or L priority to the clock channel via the two channel priority bits

The TPU then starts the data transfer, and issues an interrupt request when the transfer is complete.

Once the function has been initialized, the CPU only needs to write SIOP_DATA with the new data and issue a HSR 0b11 to initiate a new transfer. In input or clock-only modes, just the HSR 0b11 is required.

D.19.3 SIOP Function Performance

Like all TPU functions, the performance limit of the SIOP function in a given application is dependent to some extent on the service time (latency) associated with other active TPU channels. This is due to the operational nature of the scheduler. Where two channels are being used for a uni-directional system, and no other TPU channels are active, the maximum baud rate is approximately 230 KHz at a bus speed of 16.77 MHz. A three-channel bi-directional system under the same conditions has a maximum baud rate of approximately 200 KHz. When more TPU channels are active, these performance figures will be degraded, however, the scheduler assures that the worst case latency in any TPU application can be closely approximated. It is recommended that the guidelines given in the TPU reference manual be used along with the information given in the SIOP state timing table to perform an analysis on any proposed TPU application that appears to approach the performance limits of the TPU.



Table D-5 SIOP State Timing¹

State Number and Name	Max. CPU Clock Cycles	Number of RAM Accesses by TPU
S1 SIOP_INIT		
HSQ = X0	28	7
X1	38	7
S2 DATA_OUT		
HSQ = X0	14	4
X1	24	4
S3 DATA_IN		
HSQ = 0X	14	4
1X	28	6

NOTES:

1. Execution times do not include the time slot transition time (TST = 10 or 14 CPU clocks).

D.19.3.1 XFER_SIZE Greater Than 16

XFER_SIZE is normally programmed to be in the range 1-to-16 to match the size of SIOP_DATA, and has thus been shown as a 5-bit value in the host interface diagram. However, the TPU actually uses all 16 bits of the XFER_SIZE parameter when loading BIT_COUNT. In some unusual circumstances this can be used. If an input device is producing a data stream of greater than 16 bits then manipulation of XFER_SIZE will allow selective capturing of the data. In clock-only mode, the extended XFER_SIZE can be used to generate up to 0xFFFF clocks.

D.19.3.2 Data Positioning

As stated above, no 'justifying' of the data position in SIOP_DATA is performed by the TPU. This means that in the case of a byte transfer, the data output will be sourced from one byte and the data input will shift into the other byte. This rule holds for all data size options except 16 bits when the full SIOP_DATA register is used for both data output and input.

D.19.3.3 Data Timing

In the example given in [Figure D-31](#), the data output transitions are shown as being completely synchronous with the relevant clock edge and it is assumed that the data input is latched exactly on the opposite clock edge. This is the simplest way to show the examples, but is not strictly true. Since the TPU is a multi-tasking system, and the data channels are manipulated directly by microcode software while servicing the clock edge, there is a finite delay between the relevant clock edge and the data-out being valid or the data-in being latched. This delay is equivalent to the latency in servicing the clock channel due to other TPU activity and is shown as 'Td' in the timing diagram. Td is the delay between the clock edge and the next output data being valid and also the delay between the opposite clock edge and the input data being read. For the vast majority of applications, the delay Td will not present a problem and can be ignored. Only for a system which heavily loads the TPU should calculations be made for the worst case latency for the SIOP clock channel + actual SIOP service time (= Td) and ensure that the baud rate is chosen such that HALF_PERIOD - Td is not less

that the minimum setup time of the receiving device. A transmitting device must also hold data valid for a minimum time of T_d after the clock.




Figure D-31 SIOP Function Data Transition Example

