

LIST OF FIGURES



Figure	Title	Page
1-1	MPC509 Block Diagram	1-2
1-2	MPC509 Pin Assignments	1-3
1-3	MPC509 Signals	1-4
1-4	MPC509 Memory Map	1-5
2-1	Output-Only and Three-State I/O Buffers	2-2
3-1	RCPU Block Diagram	3-2
3-2	Sequencer Data Path	3-3
3-3	RCPU Programming Model	3-9
3-4	Basic Instruction Pipeline	3-35
4-1	Instruction Cache Organization	4-2
4-2	Instruction Cache Data Path	4-3
5-1	SIU Block Diagram	5-2
5-2	Internal Module Select Scheme	5-8
5-3	Placement of Internal Memory in Memory Map	5-9
5-4	Flow Diagram of a Single Read Cycle	5-16
5-5	Example of a Read Cycle	5-17
5-6	Flow Diagram of a Single Write Cycle	5-18
5-7	Example of Pipelined Bus	5-19
5-8	Write Followed by Two Reads on the E-Bus (Using Chip Selects)	5-19
5-9	External Burst Read Cycle	5-23
5-10	Storage Reservation Signaling	5-33
5-11	Simplified Uniprocessor System with Chip-Select Logic	5-35
5-12	Chip-Select Functional Block Diagram	5-37
5-13	Multi-Level Protection	5-48
5-14	Chip-Select Operation Flowchart	5-58
5-15	Overlapped Accesses to the Same Region	5-59
5-16	Pipelined Accesses to Two Different Regions	5-60
5-17	Asynchronous Read (Zero Wait States)	5-62
5-18	Asynchronous Write (Zero Wait States)	5-63
5-19	Synchronous Read with Asynchronous \overline{OE} (Zero Wait States)	5-64
5-20	Synchronous Write (Zero Wait States)	5-64
5-21	Synchronous Read with Early \overline{OE} (One Wait State)	5-65
5-22	Synchronous Read with Early Overlap (One Wait State)	5-65
5-23	Type 1 Synchronous Burst Read Interface	5-67
5-24	Type 1 Synchronous Burst Write Interface	5-67
5-25	Type 2 Synchronous Burst Read Interface	5-68
5-26	SIU Clock Module Block Diagram	5-71



Figure	Title	Page
5-27	Phase-Locked Loop Block Diagram	5-74
5-28	Crystal Oscillator	5-75
5-29	Charge Pump with Loop Filter Schematic	5-75
5-30	Periodic Interrupt Timer Block Diagram	5-90
5-31	External Reset Request Flow	5-97
5-32	Internal Reset Request Flow	5-99
6-1	Peripherals Control Unit Block Diagram	6-1
6-2	Interrupt Structure Block Diagram	6-6
6-3	Time-Multiplexing Protocol For $\overline{\text{IRQ}}$ Pins	6-8
7-1	Placement of Internal SRAM in Memory Map	7-3
8-1	Watchpoint and Breakpoint Support in the RCPU	8-12
8-2	Partially Supported Watchpoint/Breakpoint Example	8-15
8-3	I-Bus Support General Structure	8-16
8-4	L-Bus Support General Structure	8-18
8-5	Development Port Support Logic	8-23
8-6	Development Port Registers and Data Paths	8-25
8-7	Enabling Clock Mode Following Reset	8-27
8-8	Asynchronous Clocked Serial Communications	8-28
8-9	Synchronous Clocked Serial Communications	8-29
8-10	Synchronous Self-Clocked Serial Communications	8-30
8-11	Enabling Debug Mode at Reset	8-35
8-12	Entering Debug Mode Following Reset	8-36
8-13	General Port Usage Sequence Diagram	8-41
8-14	Debug Mode Logic	8-45
9-1	JTAG Pins	9-1
9-2	Test Logic Block Diagram	9-2
9-3	Sample EXTEST Connection	9-5
9-4	Bypass Register	9-5
9-5	Typical Clamp Example	9-7
9-6	IDREGISTER Configuration	9-8