



Table Number	LIST OF TABLES	Page Number
1-1	MC68377 Pin Usage/Pin Definitions.....	1-6
2-1	Execution Overlap	2-6
2-2	Move (A0),D0 A0 = FASRAM	2-7
2-3	Move (A0),D0 A0! = FASRAM	2-8
2-4	JMP to I0.....	2-8
2-5	Interrupt Response	2-10
2-6	Nine-Stage Instruction Registers	2-11
2-7	How to Use <u>IPIPE[2]</u> to Synchronize Pipe Tracking	2-20
2-8	Electrical Specifications	2-24
3-1	Operation Mode Encoding	3-9
3-2	Operation Mode Selection	3-9
3-3	Default Pin Function Immediately after RESET	3-10
3-4	Customer-Specified Mask-Programmable Options	3-12
3-5	Default Configuration During RESET	3-13
3-6	Emulator Mode Chip Select Summary.....	3-16
3-7	BIM Memory Map	3-18
3-8	MCR Bit Descriptions.....	3-20
3-9	LOAD Bit Write Accessibility:.....	3-21
3-10	MDR Bit Descriptions.....	3-21
3-11	Port Configuration Shadow Register (PCON).....	3-23
3-12	Port A/B Supported Pin Functions	3-26
3-13	DDRAB Bit Descriptions	3-26
3-14	PORTA Bit Descriptions	3-26
3-15	PORTAP Bit Descriptions	3-27
3-16	PORTB Bit Descriptions	3-27
3-17	PORTBP Bit Descriptions	3-27
3-18	Port C Supported Pin Functions	3-28
3-19	PCPAR Bit Descriptions	3-28
3-20	Port C[2:0] Pin Assignment Encoding.....	3-29
3-21	DDRC Bit Descriptions	3-29
3-22	PORTC Bit Descriptions	3-29
3-23	PORTCP Bit Descriptions.....	3-30
3-24	Port D Supported Pin Functions	3-31
3-25	PDPAR Bit Descriptions	3-31
3-26	DDRD Bit Descriptions	3-32
3-27	PORTD Bit Descriptions	3-32
3-28	PORTDP Bit Descriptions.....	3-33
3-29	Port E Supported Pin Functions	3-34
3-30	PEPAR Bit Descriptions.....	3-34
3-31	DDRE Bit Descriptions.....	3-35
3-32	PORTE Bit Descriptions	3-35

**Table
Number****Page
Number**

3-33	PORTEP Bit Descriptions	3-35
3-34	Port F Supported Pin Functions.....	3-36
3-35	Port F Master, Single Chip, MFTM, and Emulation Pin Operation	3-37
3-36	PFPAR Bit Descriptions.....	3-40
3-37	DDRF Bit Descriptions.....	3-41
3-38	PORTF Bit Descriptions.....	3-41
3-39	PORTFP Bit Descriptions	3-41
3-40	PORTFE Bit Descriptions	3-42
3-41	PFEER Bit Descriptions.....	3-43
3-42	PFLVR Bit Descriptions	3-43
3-43	Port G/H Supported Pin Functions	3-44
3-44	DDRG Bit Descriptions	3-44
3-45	PORTG Bit Descriptions	3-45
3-46	PORTGP Bit Descriptions.....	3-45
3-47	DDRH Bit Descriptions	3-45
3-48	PORTH Bit Descriptions	3-46
3-49	PORTHP Bit Descriptions.....	3-46
3-50	Port K Supported Pin Functions	3-47
3-51	PKPAR Bit Descriptions.....	3-47
3-52	DDRK Bit Descriptions.....	3-48
3-53	PORTK Bit Descriptions	3-48
3-54	PORTKP Bit Descriptions	3-48
3-55	Function Code Assignments.....	3-50
3-56	Driven State of BIM External Bus Pins	3-53
3-57	Clock Source Configuration.....	3-55
3-58	PLL Frequency Multiples of The Reference — Normal PLL Mode.....	3-56
3-59	Loss Of Clock Summary for Normal Operation	3-59
3-60	Loss of Clock Monitor Summary During LPSTOP	3-60
3-61	LPSTOP Summary	3-61
3-62	SYNCR Bit Descriptions	3-62
3-63	SYNST Bit Descriptions.....	3-64
3-64	RESET Source Summary	3-69
3-65	RSR Bit Descriptions	3-72
3-66	System Protection Submodule Programming Model	3-77
3-67	SYPCR Bit Descriptions	3-78
3-68	TIC Bit Descriptions.....	3-81
3-69	TIV Bit Descriptions	3-81
3-70	SWS Bit Descriptions.....	3-82
3-71	PRE Bit Descriptions	3-84
3-72	SWI Bit Descriptions.....	3-85
3-73	RTI Bit Descriptions.....	3-85
3-74	SWIT Bit Descriptions.....	3-86
3-75	RTIT Bit Descriptions.....	3-89
3-76	Examples of Timer Interval Ranges (Timers not Chained).....	3-92
3-77	Examples of Timer Interval Ranges (Timers Chained).....	3-95
3-78	ACS Timing Summary	3-103

Table Number

Page Number



3-79	CPU Space Cycle Information	3-104
3-80	CSBAR1—CSBAR7 Bit Descriptions	3-105
3-81	CSOR1 — CSOR7 Bit Descriptions	3-106
3-82	External Memory Configurations	3-109
3-83	Directly Supported Memory Memories	3-110
3-84	BCSBAR Bit Descriptions	3-116
3-85	BCSOR1 Bit Descriptions	3-117
3-86	Legal Burst Response and Memory Type Combinations	3-119
3-87	BAG Termination Conditions	3-128
3-88	BAG Termination Conditions	3-129
3-89	MCU Interface to Various Port Sizes	3-140
4-1	FASRAM Module Programmers Model	4-14
4-2	FMCR Bit Descriptions	4-16
4-3	FBAR-H, FBAR-L Bit Descriptions.....	4-17
4-4	FCCR0, FCCR1 Bit Descriptions.....	4-19
4-5	FSTATUS Bit Descriptions	4-21
4-6	Visibility Bus Pins.....	4-22
5-1	Enhanced TCR1 Prescaler Divide Values	5-6
5-2	TCR1 Prescaler Values	5-6
5-3	TCR2 Counter Clock Source	5-7
5-4	TCR2 Prescaler Control.....	5-8
5-5	TPU3_B Register Map.....	5-9
5-6	TPU3_A Register Map.....	5-10
5-7	TPUMCR Bit Settings	5-12
5-8	DSCR Bit Settings	5-13
5-9	DSSR Bit Settings.....	5-14
5-10	TICR Bit Settings	5-15
5-11	CIER Bit Settings	5-16
5-12	CFSRx Bit Settings.....	5-17
5-13	HSQRx Bit Settings	5-17
5-14	HSSRx Bit Settings.....	5-18
5-15	CPRx Bit Settings	5-19
5-16	Channel Priorities	5-19
5-17	CISR Bit Settings	5-19
5-18	TPUMCR2 Bit Settings	5-20
5-19	Entry Table Bank Location.....	5-21
5-20	System Clock Frequency/Minimum Guaranteed Detected Pulse	5-21
5-21	TPUMCR3 Bit Settings	5-21
5-22	Parameter RAM Address Map.....	5-22
6-1	DPTRAM Register Map	6-3
6-2	DPTMCR Bit Settings	6-4
6-3	DPTBAR Bit Settings.....	6-5

Table Number

Page Number



7-1	External Pin Inputs/Outputs to the SC	7-6
7-2	External Pin Inputs/Outputs to the QSPI	7-7
7-3	QSM(B) Register Summary	7-8
7-4	QSM(A) Register Summary	7-9
7-5	Bit/Field Quick Reference Guide	7-10
7-6	QSM Global Registers	7-13
7-7	QSMCR(A,B) Bit Settings	7-14
7-8	QILR(A,B) Bit Settings	7-15
7-9	QIVR(A,B) Bit Settings.....	7-15
7-10	QSM Pin Control Registers.....	7-16
7-11	PQSPAR(A,B) Bit Settings	7-17
7-12	DDRQS(A,B) Bit Settings	7-18
7-13	QSPI Registers	7-21
7-14	SPCR0(A,B) Bit Descriptions.....	7-22
7-15	Examples of SCK Frequencies.....	7-23
7-16	SPCR1_A and SPCR1_B Bit Descriptions	7-24
7-17	SPCR2_B and SPCR2_A Bit Descriptions	7-25
7-18	SPCR3_B and SPCR3_A Bit Descriptions	7-27
7-19	SPSR Bit Descriptions	7-28
7-20	QSPI RAM Bit Descriptions	7-31
7-21	SCI Register	7-45
7-22	SCCR0 Bit Descriptions.....	7-49
7-23	Examples of SCI Baud Rates	7-49
7-24	SCCR1 Bit Descriptions.....	7-50
7-25	M and PE Bit Fields	7-52
7-26	SCSR Bit Descriptions.....	7-53
7-27	SCDR Bit Descriptions.....	7-55
8-1	Multiplexed Analog Input Channels	8-5
8-2	Analog Input Channels	8-11
8-3	Queue 1 Priority Assertion.....	8-15
8-4	QADC64 Clock Programmability	8-28
8-5	QADC64 Status Flags and Interrupt Sources.....	8-31
8-6	QADC64 Address Map	8-34
8-7	QADC64MCR Bit Settings.....	8-35
8-8	QADC64INT Bit Settings	8-36
8-9	PORTQA, PORTQB Bit Settings	8-37
8-10	DDRQA Bit Settings.....	8-37
8-11	QACR0 Bit Settings	8-38
8-12	QACR1 Bit Settings	8-39
8-13	Queue 1 Operating Modes	8-40
8-14	QACR2 Bit Settings	8-41
8-15	Queue 2 Operating Modes	8-42
8-16	QASR0 Bit Settings	8-43
8-17	Queue Status.....	8-44
8-18	QASR1 Bit Settings	8-45

Table Number

Page Number



8-19	CCW Bit Settings	8-49
8-20	Non-Multiplexed Channel Assignments and Pin Designations.....	8-50
8-21	Multiplexed Channel Assignments and Pin Designations.....	8-50
8-22	AMUX I/O Functionality	8-53
9-1	CTM9 Configuration Description.....	9-3
9-2	FCSM Register Map	9-7
9-3	FMSMSIC Bit Settings	9-8
9-4	MCSM Register Map	9-12
9-5	MCSMSIC Bit Settings.....	9-13
9-6	SASM Register Map	9-20
9-7	SICA Bit Settings	9-21
9-8	DASM Modes of Operation.....	9-25
9-9	DASM PWM Example Output Frequencies/Resolutions at fSYS = 16 MHz	9-34
9-10	DASM Register Map	9-35
9-11	DASMSIC Bit Settings	9-36
9-12	PWM Pulse and Frequency Ranges (in Hz) Using /2 Option (16.78 MHz).....	9-43
9-13	PWM Pulse and Frequency Ranges (in Hz) Using /3 Option (16.78 MHz).....	9-43
9-14	PWMSM Register Map	9-44
9-15	PWMSIC Bit Settings.....	9-45
9-16	PWMSM Output Pin Polarity Selection.....	9-47
9-17	PWMSM Clock Rate Selection	9-47
9-18	BIUSM Register Map.....	9-50
9-19	BIUMCR Bit Settings	9-50
9-20	CPSM Register Map.....	9-52
9-21	CPCR Bit Settings	9-53
9-22	Prescaler Division Ratio Select.....	9-53
10-1	Extended ID Message Buffer Structure	10-4
10-2	Standard ID Message Buffer Structure.....	10-4
10-3	Common Extended/Standard Format Frames.....	10-4
10-4	Message Buffer Codes for Receive Buffers.....	10-5
10-5	Message Buffer Codes for Transmit Buffers.....	10-5
10-6	Extended Format Frames	10-6
10-7	Standard Format Frames.....	10-6
10-8	Receive Mask Register Bit Values.....	10-8
10-9	Mask Examples for Normal/Extended Messages	10-8
10-10	Example System Clock, CAN Bit Rate and S-Clock Frequencies.....	10-9
10-11	Interrupt Sources and Vector Addresses	10-20
10-12	TouCAN Register Map.....	10-21
10-13	TCNMCR Bit Settings	10-23
10-14	CANICR Bit Settings.....	10-25
10-15	CANCTRL0 Bit Settings.....	10-25

Table Number

Page Number



10-16	RX MODE[1:0] Configuration.....	10-26
10-17	Transmit Pin Configuration	10-26
10-18	CANCTRL1 Bit Settings.....	10-27
10-19	PRES DIV Bit Settings.....	10-28
10-20	CANCTRL2 Bit Settings.....	10-28
10-21	TIMER Bit Settings	10-29
10-22	RXGMSKHI, RXGMSKLO Bit Settings	10-29
10-23	ESTAT Bit Settings.....	10-30
10-24	Transmit Bit Error Status	10-31
10-25	Fault Confinement State Encoding	10-32
10-26	IMASK Bit Settings	10-32
10-27	IFLAG Bit Settings	10-32
10-28	RXECTR, TXECTR Bit Settings	10-33
11-1	Digital Filter Output	11-8
11-2	Receive Windows	11-12
11-3	Transmit Windows	11-12
11-4	CPU/DLCMD2 Transfers	11-23
11-5	DLCMD2 Memory Map	11-27
11-6	MCR Bit Descriptions.....	11-28
11-7	Freeze Bit Field Description.....	11-29
11-8	IPR Bit Descriptions.....	11-30
11-9	ILR Bit Descriptions	11-30
11-10	IVR Encoding.....	11-31
11-11	SCTL Bit Descriptions.....	11-32
11-12	DLCMD2 Pre-Scaler Rate Selection.....	11-33
11-13	SDATA Bit Descriptions.....	11-33
11-14	Timing Parameter Table	11-34
11-15	CMD Bit Descriptions.....	11-35
11-16	General Commands.....	11-35
11-17	Type and Destination of Accompanying Byte Commands.....	11-37
11-18	TDATA Bit Descriptions	11-38
11-19	RxFIFO Commands.....	11-39
11-20	Command Load Sequences	11-40
11-21	STAT Bit Descriptions.....	11-41
11-22	RxFIFO Status	11-41
11-23	Data Link Idle Status.....	11-42
11-24	Transmitter Shorted Status.....	11-42
11-25	TxFIFO Underrunning Status.....	11-43
11-26	TxFIFO Status	11-43
11-27	RDATA Bit Descriptions.....	11-43
11-28	Receive Error Status.....	11-45
11-29	RxFIFO Overrun Status	11-45
11-30	Transmitter Action Status	11-45
11-31	IFR Bit Status.....	11-46
11-32	IFR With/Without a CRC Bit Status	11-46

Table Number

Page Number



11-33 Error Code Status ^{1, 2, 3}	11-46
11-34 Interrupt Operations	11-51
11-35 IFR Aborted Conditions	11-54
11-36 IMB3 Signals	11-57
11-37 Signal Names	11-58
12-1 RAMMCR Bit Settings	12-4
12-2 RASP Encoding	12-4
12-3 RAMBAH, RAMBAL Bit Settings	12-5
12-4 SRAM Array Read/Write Minimum Access Times	12-6
A-1 QADC64 (1) (Queued Analog-to-Digital Converter)	A-2
A-2 TouCAN (1) (CAN 2.0B Controller)	A-2
A-3 QADC64 (2) (Queued Analog-to-Digital Converter)	A-3
A-4 QSM_B (Queued Serial Module B)	A-3
A-5 DLCMD (Data Link Controller Module)	A-4
A-6 DPTRAM (Dual-Port TPU RAM)	A-5
A-7 FASRAM Module (Fast Access Static Random Access Memory)	A-5
A-8 CTM9 (Configurable Timer Module)	A-6
A-9 TPU3_B (1) (Time Processor Unit)	A-9
A-10 SRAM Modules (1) (Static Random Access Memory)	A-10
A-11 TPU3_B (2) (Time Processor Unit)	A-11
A-12 BIM Module	A-12
A-13 TouCAN (2) (CAN 2.0B Controller)	A-15
A-14 SRAM Modules (2) (Static Random Access Memory)	A-16
A-15 QSM_A (Queued Serial Module A)	A-16
A-16 TPU3_A (Time Processor Unit)	A-17
D-1 Bank 0 Functions	D-2
D-2 Bank 1 Functions	D-2
D-3 QOM Bit Encoding	D-5
D-4 SIOP Function Valid CHAN_Control Options	D-44
D-5 SIOP State Timing	D-46
E-1 Maximum Ratings (VSS = 0 V)	E-1
E-2 Thermal Characteristics	E-2
E-3 General DC Electrical Characteristics	E-2
E-4 PLL Timing	E-5
E-5 BIM 25 MHz AC Timing	E-19
E-6 Background Debug Mode Timing	E-23
E-7 Visibility Bus Timing	E-23
E-8 QADC64 Maximum Ratings	E-24
E-9 QADC64 Electrical Characteristics (Operating)	E-25
E-10 QADC64 Conversion Characteristics (Operating)	E-26

**Table
Number**

**Page
Number**



E-11	QSM DC Electrical Specifications	E-27
E-12	QSPI Timing	E-29
E-13	MCSM Timing.....	E-30
E-14	PWMSM Timing	E-31
E-15	SASM Timing	E-31
E-16	DASM Timing	E-32
E-17	PWMSM Timing	E-32
E-18	Time Processor Unit Timing (TPU)	E-32
E-19	TouCAN AC Characteristics.....	E-33
E-20	DLCMD2 Requirements	E-33