



INDEX

—A—

- A(0
 - 31), 9-4
- Accesses
 - clock requirements 13-55
- ACKERR 16-31
- Acknowledge error (ACKERR) 16-31
- Address
 - mark wakeup 14-59
- Address space 13-12, 13-13
- address type (AT0-AT3), 9-37
- ALE 22-52
- ALEE 22-54
- alignment exception, 3-46
- ALU-BFU 3-5
- AN 13-8
- Analog
 - front-end multiplexer 13-40
 - input
 - considerations 13-78
 - pins 13-76
 - power pins 13-72
 - reference pins 13-76
 - section contents 13-4
 - submodule block diagram 13-39
 - supply
 - filtering and grounding 13-74
 - pins 13-72
 - to digital converter operation 13-38
- arbitration, 9-30
- AT(0
 - 3), 9-4
- atomic update primitives, 3-42
- atomic, 9-31

—B—

- BAR 3-53
- Base ID mask bits 16-30
- Baud
 - clock 14-52
- BB, 9-7
- BDIP, 9-5
- BE bit 3-21
- Beginning of queue 2 (BQ2) 13-21
- BG, 9-7
- BI, 9-6
- Binary
 - divider 13-52
 - weighted capacitors 13-40
- Bit stuff error (STUFFERR) 16-31

- BITERR 16-31
- BITS 14-18
- Bits per transfer
 - enable (BITSE) 14-24
 - field (BITS) 14-18
- BITSE 14-24, 14-39
- Bit-time 14-51
- BIU 13-4, 13-55
- BIUSM
 - BIUTEST — BIUSM test configuration register 17-32, 17-33
 - selecting the time base bus 17-32, 17-33
- BIUTEST — BIUSM test configuration register 17-32, 17-33
- BKPT (TPU asserted) 18-15
- BLC 18-14
- BOFFINT 16-31
- Boundary conditions 13-44
- BPU 3-5
- BQ2 13-21, 13-44
- BR, 9-7
- Branch
 - prediction 3-5
 - processing unit 3-5
 - trace enable 3-21
- Branch latch control (BLC) 18-14
- Branch processing unit 3-5
- Break frame 14-52
- Breakpoint
 - asserted flag (BKPT) 18-15
 - flag (PCBK) 18-15
- Breakpoint counter A value and control register 22-50
- Breakpoint counter B value and control register 22-51
- BRKNOMSK 22-50
- burst indicator (BURST), 9-36
- burst inhibit (BI), 9-39
- burst read cycle (illustration), 9-18
- burst transfer, 9-15
- burst write cycle (illustration), 9-23
- BURST, 9-4
- Bus
 - monitor 6-18
 - off interrupt (BOFFINT) 16-31
 - bus busy (BB), 9-32
 - bus exception control cycles, 9-44
 - bus grant (BG), 9-32
 - bus interface
 - bus control signals, 9-2
 - bus operation
 - address transfer phase related signals, 9-35
 - arbitration phase, 9-30



- basic transfer protocol, 9-8
- burst mechanism, 9-16
- burst transfer, 9-15
- bus exception control cycles, 9-44
- single beat transfer
 - single beat read flow, 9-8
 - single beat write flow, 9-8, 9-11
- single beat transfer, 9-8
- storage reservation, 9-41
- termination signals, 9-39
- bus operations, 9-7
- bus transfer signals, 9-1
- features, 9-1
- signal descriptions, 9-3
- Bus interface unit (BIU) 13-4
 - components 13-55
- bus request (BR), 9-31
- bus signals (illustration), 9-3
- BUSY 16-5, 16-15
- BYP 13-33
- BYTES field 3-18

-C-

- C bit 3-14
- CA bit 3-18
- cache control instructions, 3-43
- CAN2.0B
 - system 16-3
- CANCTRL0 16-25
- CANCTRL1 16-26
- CANCTRL2 16-28
- CANICR 16-24
- Carry 3-18
- CCL 18-14
- CCW 13-4, 13-30
- C_F 13-80
- CF1 13-23
- CF2 13-24
- CFSR 18-16
- CGBMSK 22-48
- CH 18-16, 18-19, 18-20
- CHAN 13-34
- CHANNEL 18-17
- Channel
 - assignments (multiplexed) 13-35
 - conditions latch (CCL) 18-14
 - interrupt
 - enable
 - /disable field (CH) 18-16
 - request level (CIRL) 18-16
 - status (CH) 18-20
 - number (CHAN) 13-34
 - orthogonality 18-3
 - priority registers 18-19
 - register breakpoint flag (CHBK) 18-15
- Charge sharing 13-81
- CHBK 18-15
- CHBMSK 22-48
- checkstop state, 3-45
- CHSTP bit 22-52

- CHSTPE 22-53
- CIE1 13-18
- CIE2 13-20
- CIER 18-16, 18-20
- CIRL 18-16
- CISR 18-8, 18-20
- class, instruction, 3-39
- CLKOUT to TA, BI assertion (when driven by the Memory Controller) E-22
- CLKOUT, 9-7
- CLKS 18-14
- Clock
 - block diagram 13-53
 - frequency 13-53
 - generation 13-52
 - phase (CPHA) 14-18
 - polarity (CPOL) 14-18
 - requirements 13-55
- CMPA–CMPD 22-44
- CMPE–CMPF 22-45
- CMPG–CMPH 22-45
- CNRX/TX pins 16-2
- CNTC 22-51
- CNTV 22-51
- Code 16-5
- Coherency 13-50, 13-55, 18-4
- COMM D-18
- Command
 - RAM 14-23
- Command word pointer (CWP) 13-27, 13-30
- Comparator 13-41
- Comparator A–D value registers 22-44
- Comparator E–F value registers 22-45
- Comparator G–H value registers 22-45
- Compare instructions 3-17
- Compare size 22-48
- Compare type 22-46, 22-48
- Completed queue pointer (CPTQP) 14-22
- Condition register 3-15, 3-17
- CONT 14-24
- contention, 9-36
- Continue (CONT) 14-24
- Continuous transfer mode 14-16
- Control registers
 - 0 (QACR0) 13-9, 13-16
 - 1 (QACR1) 13-9
 - 2 (QACR2) 13-9
 - QADC64E control register 1 (QACR1) 13-18
 - QADC64E control register 2 (QACR2) 13-20
- controlling termination of a bus cycle for a bus error, 9-44
- Conversion
 - command word table (CCW) 13-4, 13-30, 13-41
 - cycle times 13-39
 - stages 13-32
- Count register 3-19
- COUNTA 22-50
- COUNTB 22-51
- CPHA 14-18, 14-35
- CPOL 14-18, 14-35
- CPR 18-19



CPTQP 14-22, 14-25
CPU
 wait states 13-55
CR 3-5, 3-15, 3-19
 and compare instructions 3-17
CR, 9-5
CR0 field 3-16
CR1 field 3-16
CRCERR 16-31
CRWE 22-48
CRWF 22-48
CSG 22-48
CSH 22-48
CTA 22-46
CTB 22-46
CTC 22-46
CTD 22-46
CTE 22-48
CTF 22-48
CTG 22-48
CTH 22-48
CTR 3-5
CWP 13-27, 13-30
Cyclic redundancy check error (CRCERR) 16-31

-D-

D(0
 31), 9-6
DAC 13-4
DAE/source instruction service register 3-22
DAR 3-22, 3-46, 3-52, 3-53
DAR, 3-46, 3-52
Data
 field for RX/TX frames (TOUCAN) 16-5
 frame 14-51
Data address register 3-22
data storage interrupt, 3-46
DCNR 18-21
DDRQA 13-15
DDRQS 14-10, 14-34, 14-38
Debug enable register 22-53
debug mode disable, 3-45
DEC 3-23
DECE 22-52
DECEE 22-54
Decrementer
 register 3-23
Delay
 after transfer (DT) 14-24, 14-36
 before SCK (DSCKL) 14-19
DER 22-53
Development Port
 trap enable selection 22-47
Digital
 control section
 contents 13-4, ??-13-38, 13-41-??
 input/output port (PQA) 13-71
 to analog converter (DAC) 13-4, 13-40
DIO D-38
Disable TPU2 pins field (DTPU) 18-22

Disabled mode 13-46
Discrete input/output (DIO) D-38
DIV2 18-21
DIV8 clock 18-7
Divide by two control field (DIV2) 18-21
DIW0EN 22-47
DIW1EN 22-47
DIW2EN 22-47
DIW3EN 22-47
DLW0EN 22-50
DLW1EN 22-50
Double
 -buffered 14-53, 14-57
DPI 22-53
DPTRAM 19-5
DSCK 14-24
DSCKL 14-19
DSCR 18-13
DSISR 3-22, 3-46, 3-52, 3-53
DSSR 18-15
DT 14-24
DTL 14-19
DTPU 18-22

-E-

EA 3-33
EBRK 22-53
ECR 22-51
EE bit 3-21, 3-26
Effective address 3-33
EID 3-26
EIE 3-26
eieio, 3-43
ELE bit 3-21
EMPTY 16-5
EMU 18-4, 18-12
Emulation
 control (EMU) 18-12
 support 18-4
Encoded
 one of three channel priority levels (CH) 18-20
 time function for each channel (CHANNEL) 18-17
 type of host service (CH) 18-19
Ending queue pointer (ENDQP) 14-20
End-of-
 frame (EOF) 16-16
End-of-queue condition 13-32
ENDQP 14-20, 14-25
Entry
 table bank select field (ETBANK) 18-22
EOF 16-16
EOQ 13-44
EP bit 3-21
ERRINT 16-32
Error
 conditions 14-58
 counters 16-9
 interrupt (ERRINT) 16-32
 resulting from leakage 13-80
ESTAT 16-30



ETBANK 18-22
ETRIG 13-72, 13-76
Event timing 18-3
Exception cause register 22-51
Exception prefix 3-21
Exceptions 3-34
 classes 3-34
 little endian mode 3-21
 ordered 3-34
 precise 3-35
 unordered 3-35
 vector table 3-35, 3-36
Execution units 3-4
Extended message format 16-1
 frames 16-5
External
 interrupt
 disable 3-26
 enable 3-26
 leakage 13-81
 trigger continuous-scan mode 13-50, 13-51
 trigger pins 13-72
 trigger single-scan mode 13-47, 13-48
External interrupt
 enable 3-21, 3-26
EXTI 22-52
EXTIE 22-53

–F–

Fast quadrature decode TPU function (FQD) D-29
Fault confinement state (FCS) 16-10, 16-31
FCS 16-10, 16-31
FE 14-50, 14-58
FE bits 3-21, 3-22
FE flag 3-14
features
 bus interface, 9-1
Fetch serialized 22-1
FEX bit 3-14
FG bit 3-14
FI bit 3-14
Final sample time 13-39
FL bit 3-14
Floating-point
 available 3-21
 condition code 3-14
 enabled exception summary 3-14
 equal or zero 3-14
 exception mode 3-21, 3-22
 exception summary 3-14
 fraction inexact 3-14
 fraction rounded 3-14
 greater than or positive 3-14
 inexact exception 3-14
 enable 3-15
 invalid operation exception
 enable 3-15
 for x*0 3-14
 for x/x 3-14
 for x-x 3-14

 for 0/0 3-14
 for invalid compare 3-14
 for invalid integer convert 3-15
 for invalid square root 3-15
 for SNaN 3-14
 for software request 3-15
 summary 3-14
 less than or negative 3-14
 overflow exception 3-14
 enable 3-15
 registers 3-12
 result class descriptor 3-14
 result flags 3-14
 rounding control 3-15
 status and control register 3-12
 underflow exception 3-14
 unit 3-5
 unordered or NaN 3-14
 zero divide exception 3-14
 enable 3-15
floating-point unavailable interrupt, 3-47
FORMERR 16-31
FP bit 3-21
FPCC bit 3-14
FPRF field 3-14
FPRs 3-12
FPSCK 18-22
FPSCR 3-12
FPU 3-5
FPUVE 22-52
FPUVEE 22-54
F_{QCLK} 13-52
FQD D-29
FQM D-11
FR 3-14
Frame 14-51
 size 14-58
Frames
 overload 16-16
 remote 16-15
Framing error (FE) flag 14-50, 14-58
FREEZ ACK 16-16
FREEZE
 assertion response (FRZ)
 QSM 14-7
 TPU 18-14
Freeze
 enable (FRZ) 13-10
 mode 13-11
FREEZE (internal signal) 13-12, 13-33
Frequency measurement (FQM) D-11
 parameters D-13
FRZ 13-10, 13-11, 16-11, 18-14
FRZACK 16-11
FU bit 3-14
FULL 16-5
Function
 library for TPU 18-4
FX bit 3-14

-G-

General SPRs 3-25
General-purpose registers (GPRs) 3-12
Global registers 13-9

-H-

Hall effect decode (HALLD) D-20
HALLD D-20
HALT 14-21, 16-11
Halt
 acknowledge flag (HALTA) 14-22
 QSPI (HALT) 14-21
HALTA 14-22
HALTA and MODF Interrupt Enable (HMIE) 14-42
HALTA/MODF interrupt enable (HMIE) bit 14-21
Hang on T4 (HOT4) 18-14
HMIE 14-21
HOT4 18-14
HSQR 18-18
HSSR 18-18

-I-

IBRK 22-53
I-bus
 watchpoint programming 22-46
I-bus support
 control register 22-46
ICTRL 22-46
ID
 Extended (IDE) field 16-6
 HIGH field 16-6
 LOW field 16-6
IDE 16-6
Identifier (ID) 16-1
 bit field 16-6
IDLE 14-49, 14-58, 16-31
Idle
 CAN status (IDLE) 16-31
 frame 14-51
 -line
 detect type (ILT) 14-47
 detected (IDLE) 14-49, 14-58
 detection process 14-58
 interrupt enable (ILIE) 14-47, 14-58
 type (ILT) bit 14-58
IFLAG 16-33
Ignore first match 22-47
IIFM 22-47
ILIE 14-47, 14-58
illegal and reserved instructions, 3-39
ILSCI 14-10
ILT 14-47, 14-58
IMASK 16-32
IMB 13-52
implementation dependent software emulation interrupt,
 3-49
implementation specific data TLB error interrupt, 3-51
implementation specific debug interrupt, 3-52

implementation specific instruction TLB error interrupt,
 3-50
IMUL-IDIV 3-5
Information processing time (IPT) 16-9
Initial sample time 13-39
Input
 sample time (IST) 13-34
Instruction
 pipeline 3-36
 sequencer 3-3
 set summary 3-29
 timing 3-36
Instruction fetch
 show cycle control 22-1
instruction storage interrupt, 3-46
instructions
 cache control, 3-43
 storage control, 3-44
instructions, partially executed, 3-53
Integer exception register 3-17
Integer unit 3-5
Interchannel communication 18-4
Intermission 16-16
Interrupt
 register (QADCINT) 13-9, 13-13
Interrupt Level of SCI (ILSCI) 14-10
Interrupts
 TOUCAN 16-18
 TPU 18-5
interrupts, 3-44
Inter-transfer delay 14-15
Interval timer single-scan mode 13-48
invalid and preferred instructions, 3-39
IPT 16-9
IRQ 18-5
ISCTL 22-1
IST 13-34
isync, 3-43
IU 3-5
IW 22-46

-K-

KR/RETRY, 9-5

-L-

LBRK 22-52
LBUF 16-27
L-bus support
 control register 1 22-48
 control register 2 22-49
LCTRL1 22-48
LCTRL2 22-49
LE bit 3-22
Least significant bit (LSB) 13-41
Length of delay after transfer (DTL) 14-19
Link register 3-18
Little endian mode 3-22
Load/store unit 3-5, 3-6
Lock





- /release/busy mechanism 16-15
- Loop
 - mode
 - (LOOPS) 14-47
- LOOPQ 14-21
- LOOPS 14-47
- Low power stop (LPSTOP)
 - QSM 14-6
- Lowest buffer transmitted first (LBUF) 16-27
- Low-power
 - stop mode enable (STOP)
 - TPU 18-12
- LR 3-5, 3-18, 18-21
- LSB 13-41
- LSU 3-5, 3-6
- LW0EN 22-49
- LW0IA 22-49
- LW0IADC 22-49
- LW0LA 22-49
- LW0LADC 22-49
- LW0LD 22-49
- LW0LDDC 22-49
- LW1EN 22-49
- LW1IA 22-49
- LW1IADC 22-49
- LW1LA 22-49
- LW1LADC 22-50
- LW1LD 22-50
- LW1LDDC 22-50

-M-

- M 14-47, 14-52
- MA 13-16
- Machine
 - check enable 3-21
 - state register 3-20
 - status save/restore register 0 3-24
 - status save/restore register 1 3-24
- machine check interrupt, 3-45
- Machine status save/restore register 1 3-24
- Mask
 - examples for normal/extended messages 16-8
 - registers (RX) 16-7
- Master
 - /slave mode select (MSTR) 14-18
- master
 - external
 - arbitration phase, 9-30
- MCE 22-52
- MCEE 22-53
- MCPWM D-22
- ME bit 3-21
- Message
 - buffer
 - address map 16-22
 - code for RX/TX buffers 16-5
 - deactivation 16-13
 - structure 16-3
 - format error (FORMERR) 16-31
- MISO 14-34, 14-38

- MMCSMCNT MMCSM up-counter register 17-42
- MMCSMMML MMCSM modulus latch register 17-42
- Mode
 - fault flag (MODF) 14-22, 14-27
 - select (M) 14-47
- Mode Fault Flag (MODF) 14-42
- Modes
 - disabled 13-46
 - freeze 13-11
 - reserved 13-46
 - scan. See Scan modes
 - stop 13-10
- MODF 14-22, 14-27, 14-42
- module configuration register (QADC64E) 13-10
- Module configuration register (QADCMCR) 13-9
- module configuration register (QADCMCR) 13-10
- Modulus
 - counter 14-52
- MOSI 14-34, 14-38
- Most significant bit (MSB) 13-41
- MQ1 13-19
- MQ2 13-21
- MSB 13-41
- MSR 3-20, 3-46, 3-48, 3-49, 3-50, 3-51, 3-52, 3-53
- MSR, 3-45
- MSTR 14-18
- Multichannel pulse-width modulation (MCPWM) D-22
 - parameters
 - slave channel A
 - non-inverted center aligned mode D-41
 - slave edge-aligned mode D-24
- Multimaster operation 14-27
- Multiphase motor commutation (COMM) D-18
 - parameters D-19
- Multiple end-of-queue 13-44
- Multiplexed
 - analog inputs 13-8
- MUX 13-16

-N-

- Negative stress 13-81
- New
 - queue pointer value (NEWQP) 14-20
- New input capture/transistion counter (NITC) D-16
 - parameters D-17
- NEWQP 14-20, 14-25
- NF 14-50, 14-58
- NI bit 3-15
- NITC D-16
- Noise
 - error flag (NF) 14-50
 - errors 14-58
 - flag (NF) 14-58
- Non-IEEE floating-point operation 3-15
- nonoptional instructions, 3-39
- Non-recoverable interrupt 3-26
- NOT ACTIVE 16-5
- Not ready (NOTRDY) 16-20
- NOTRDY 16-16, 16-20
- NRI 3-26

-O-

OC D-34
 OE bit 3-15
 OP0, 9-28
 OP1, 9-28
 OP2, 9-28
 OP3, 9-28
 Open drain drivers 13-72
 operand placement (effects), 3-42
 operand representation (illustration), 9-28
 optional instructions, 3-39
 OR 14-49
 Ordered exceptions 3-34
 Output compare (OC) D-34
 OV (overflow) bit 3-18
 Overload frames 16-16
 OVERRUN 16-5
 Overrun error (OR) 14-49
 OX bit 3-14

-P-

P 13-33
 Parity
 (PF) flag 14-58
 checking 14-53
 enable (PE) 14-47
 error (PF) bit 14-50
 errors 14-58
 type (PT) 14-47
 type (PT) bit 14-53
 Pause (P) 13-33, 13-42
 PCBK 18-15
 PCS 14-24
 to SCK delay (DSCK) 14-24
 PCS0/SS 14-39
 PCS3-PCS0/SS 14-42
 PE 14-47
 Period
 /pulse-width accumulator (PPWA) D-32
 Periodic interrupt
 timer 6-21
 Periodic/interval timer 13-54
 continuous-scan mode 13-52
 Peripheral
 chip-selects (PCS) 14-24, 14-37
 Peripheral Chip-Select 3-0/Slave Select (PCS3-PC-
 SO/SS) 14-42
 PF 14-50, 14-58
 PF1 13-24
 PF2 13-25
 Phase buffer segment 1/2 (PSEG1/2) bit field 16-28
 phase-lock loop, 9-7
 PIE1 13-18
 PIE2 13-20
 PIT 6-21
 PLL, 9-7
 Pointer 14-16
 Port
 A data register (PORTQA) 13-15

 B data register (PORTQB) 13-15
 data direction register (DDRQA) 13-15
 port size device interfaces (illustration), 9-29
 port width, 9-1
 PORTQA 13-15
 PORTQB 13-15
 PORTQS 14-11
 Positive stress 13-81
 PowerPC standards
 PowerPC Operating Environment Architecture (Book
 3)
 branch processor, 3-43
 fixed-point processor
 special purpose registers, 3-44
 fixed-point processor, 3-44
 interrupts, 3-44
 optional facilities and instructions, 3-54
 storage control instructions, 3-44
 timer facilities, 3-54
 PowerPC Operating Environment Architecture (Book
 3), 3-43
 PowerPC User Instruction Set Architecture (Book 1)
 branch instructions, 3-39
 branch processor, 3-39
 computation modes, 3-38
 exceptions, 3-39
 fixed point-processor, 3-40
 instruction classes, 3-39
 load/store processor, 3-41
 reserved fields, 3-38
 PowerPC User Instruction Set Architecture (Book 1),
 3-38
 PowerPC Virtual Environment Architecture (Book 2)
 operand placement effects, 3-42
 storage control instructions, 3-43
 timebase, 3-43
 PowerPC Virtual Environment Architecture (Book 2),
 3-42
 PowerPC User Instruction Set Architecture
 Book 1
 instruction fetching, 3-39
 PPWA D-32
 PQA 13-15, 13-71
 PQB 13-15
 PQSPAR 14-10, 14-34, 14-38
 PR bit 3-7, 3-21
 PRE 22-52
 Precise exceptions 3-35
 PREE 22-54
 Prescaler 13-53
 clock
 (PSCK) 18-12
 clock high time (PSH) 13-17
 control
 for TCR1 18-5
 for TCR2 18-7
 divide
 factor field 16-28
 register (PRES DIV) 16-8, 16-27
 PRES DIV (bit field) 16-28





PRES DIV (register) 16-8, 16-9, 16-27
Privilege level 3-7, 3-21
Processor version register 3-25
Programmable
 channel service priority 18-4
 transfer length 14-15
Programmable time accumulator (PTA) D-4
 parameters D-5, D-44, D-46
Propagation segment time (PROPSEG) 16-27
PROPSEG 16-11, 16-27
PSCK 18-12
PSEG1 16-28
PSEG2 16-9, 16-11, 16-28
PSEGS1 16-11
PSH 13-17
PT 14-47, 14-53
PTA D-4
PTR, 9-4, 9-37
Pulse-width modulation (PWM) D-36
 parameters D-37
PVR 3-25
PWM D-36

-Q-

QACR0 13-9, 13-16
QACR1 13-9, 13-18
QACR2 13-9, 13-20
QADC64E right justified, unsigned result word table
 (RJURR) 13-37
QADCINT 13-9, 13-13
QADCMCR 13-9, 13-10
QADCTEST 13-9
QASR 13-9, 13-23
QCLK 13-52
 frequency 13-52
QDDR 14-13, 14-42
QILR 14-9
QOM D-6
QPAR 14-12
QPDR 14-11, 14-42
QS 13-27
QSM
 pin function 14-11
 QSPI 14-14
 operating modes 14-27
 operation 14-25
 RAM 14-22
 registers
 pin control registers 14-10
 port QS
 data direction register (DDRQS) 14-10
 data register (PORTQS) 14-11
 QSPI
 control register 0 (SPCR0) 14-17
 control register 1 (SPCR1) 14-19
 control register 2 (SPCR2) 14-20
 control register 3 (SPCR3) 14-20
 status register (SPSR) 14-20
 SCI
 control register 0 (SCCR0) 14-46

control register 1 (SCCR1) 14-46
data register (SCDR) 14-50
status register (SCSR) 14-48
SCI 14-42
 operation 14-51
 pins 14-51
 registers 14-45
QSM Data Direction Register (QDDR) 14-13, 14-42
QSM Interrupt Level Register (QILR) 14-9
QSM Pin Assignment Register (QPAR) 14-12
QSM Port Data Register (QPDR) 14-11, 14-42
QSMCMCR bit settings 14-9
QSPI 14-14
 block diagram 14-15
 enable (SPE) 14-19
 finished flag (SPIF) 14-22
 initialization operation 14-28
 loop mode (LOOPQ) 14-21
 master operation flow 14-29
 operating modes 14-27
 master mode 14-27, 14-34
 wraparound mode 14-38
 slave mode 14-27, 14-38
 operation 14-25
 peripheral chip-selects 14-37
 RAM 14-22, 14-23
 command RAM 14-23
 receive RAM 14-23
 transmit RAM 14-23
QSPI Enable (SPE) 14-42
QSPI Status Register (SPSR) 14-42
Queue 13-41
 1 completion flag (CF1) 13-23
 1 completion interrupt enable (CIE1) 13-18
 1 operating mode (MQ1) 13-19
 1 pause flag (PF1) 13-24
 1 pause interrupt enable (PIE1) 13-18
 1 single-scan enable bit (SSE1) 13-19
 1 trigger overrun (TOR1) 13-25
 2 completion flag (CF2) 13-24
 2 completion software interrupt enable (CIE2) 13-20
 2 operating mode (MQ2) 13-21
 2 pause flag (PF2) 13-25
 2 pause software interrupt enable (PIE2) 13-20
 2 single-scan enable bit (SSE2) 13-21
 2 trigger overrun (TOR2) 13-26
 pointers
 completed queue pointer (CPTQP) 14-25
 end queue pointer (ENDQP) 14-25
 new queue pointer (NEWQP) 14-25
 priority 13-42
 priority schemes 13-57, 13-68
 status (QS) 13-27
Queued
 serial
 peripheral interface (QSPI) 14-14
Queued output match TPU function (QOM) D-6

-R-

RAF 14-49



RD/WR, 9-4
RDRF 14-49, 14-57
RE 14-45, 14-47, 14-57
RE bit 3-22, 3-26
read cycle, data bus requirements, 9-30
read/write (RD/WR), 9-36
Receive
 data
 register full (RDRF) 14-49
 error status flag (RXWARN) 16-31
 RAM 14-23
 time sample clock (RT) 14-52, 14-57
Receiver
 active (RAF) 14-49
 data register (RDRF) flag 14-57
 enable (RE) 14-47, 14-57
 interrupt enable (RIE) 14-47
 wake up (RWU) 14-48, 14-59
Receiver Enable (RE) 14-45
Reception of transmitted frames 16-13
Recoverable exception 3-22, 3-26
Register diagrams
 CMD (DLCMD2 command register) 15-36
 ILR (DLCMD2 interrupt level register) 15-31
 IPR (DLCMD2 interrupt pending register) 15-30
 IVR (DLCMD2 interrupt vector register) 15-32
 MCR (DLCMD2 module configuration register) 15-27
 MDASMARAR MDASM DataA register 17-60
 MDASMARBR MDASM DataB register 17-61
 MDASMSCR MDASM status/control register 17-62
 MMCSMCNT MMCSM up-counter register 17-42
 MMCSMMML MMCSM modulus latch register 17-42
 MMCSMSCR MMCSM status/control register 17-43
 module configuration (QADCMCR) 13-10
 MPIO SMDDR MPIO SM data direction register 17-82
 MPIO SMDR MPIO SM data register 17-82
 MPTCPR MRTCSM prescaler counter buffer register 17-93
 MPTCSM MRTCSM status/control register 17-93
 MPTCSMFRCH MRTCSM 32-bit counter high buffer register 17-92
 MPTCSMFRCL MRTCSM 32-bit counter low buffer register 17-93
 MPWMCNTR MPWMSM counter register 17-76
 MPWMPERR MPWMSM period register 17-75
 MPWMPULR MPWMSM pulse width register 17-75
 MPWMSCR MPWMSM status/control register 17-77
 RDATA (DLCMD2 receive data register) 15-34, 15-44
 SCTL (DLCMD2 sysmbol timing control and pre-scaler register) 15-32
 STAT (DLCMD2 status register) 15-41
 TDATA (DLCMD2 transmit data register) 15-40
Registers
 BBCMCR BBC module configuration register 4-25
 CALRAM_OTR CALRAM ownership trace register 21-21
 CMD (DLCMD2 command register) 15-36
 CMPA–CMPD 22-44
 CMPE–CMPF 22-45
 CMPG–CMPH 22-45
 conversion command word table (CCW) 13-33
 COUNTA 22-50
 COUNTB 22-51
 CRAM_RBAX CALRAM region base address register 21-19
 CRAMMCR CALRAM module configuration register 6-36, 7-11, 8-30, 20-19, 21-16
 CRAMOV L CALRAM overlay configuration register 21-20
 DCCR0–DCCR15 decompressor class configuration registers 4-32
 DER 22-53
 ECR 22-51
 EIBADR external interrupt relocation table base address register 4-31
 ICTRL 22-46
 ILR (DLCMD2 interrupt level register) 15-31
 interrupt (QADCINT) 13-13
 IPR (DLCMD2 interrupt pending register) 15-30
 IVR (DLCMD2 interrupt vector register) 15-32
 LCTRL1 22-48
 LCTRL2 22-49
 left justified, unsigned result format (LJURR) 13-37
 MCPSM register organization 17-36, 17-82, 17-92
 MCPSMCR MCPSM status/control register 17-36
 MCR (DLCMD2 module configuration register) 15-27
 MDASMAR MDASM DataA Register 17-60
 MDASMBR MDASM DataB Register 17-61
 MDASMSCR MDASM status/control register 17-62
 MI_GRA global region attribute register 4-29
 MI_RA 0-3 region attribute register 4-27
 MI_RBA 0-3 region base address register 4-27
 MIOS14ER0 interrupt enable register 17-27
 MIOS14LVL0 interrupt register 17-30
 MIOS14LVL1 register 17-30, 17-31
 MIOS14MCR module configuration register 17-34
 MIOS14RER1 interrupt enable register 17-29
 MIOS14RPR0 request pending register 17-28
 MIOS14RPR1 request pending register 17-29
 MIOS14RSR1 interrupt status register 17-28
 MIOS14SR0 interrupt status register 17-27
 MIOS14TPCR test and pin control register 17-32
 MIOS14VECT vector register 17-33
 MIOS14VNR module-version number register 17-33
 MMCSMCNT MMCSM up-counter register 17-42
 MMCSMMML MMCSM modulus latch register 17-42
 MMCSMSCR MMCSM status/control register 17-43
 module configuration (QADC64E) 13-10
 MPIO SMDDR MPIO SM data direction register 17-82
 MPIO SMDR MPIO SM data register 17-82
 MPWMCNTR MPWMSM counter register 17-76
 MPWMPERR MPWMSM period register 17-75
 MPWMPULR MPWMSM pulse width register 17-75
 MPWMSCR MPWMSM status/control register 17-77
 MRTCPR MRTCSM prescaler counter buffer register 17-93
 MRTCSM MRTCSM status/control register 17-93
 MRTCSMFRCH MRTCSM 32-bit counter high buffer register 17-92



MRTCSMFRCL MRTCSM 32-bit counter low buffer register 17-93
PDMCR pads module configuration register 2-4
PDMCR2 pads module configuration register 2-5
port A data register (PORTQA) 13-15
port B data register (PORTQB) 13-15
port data direction (DDRQA) 13-15
PORTQB port B data register 13-15
QACR0 control register 13-16
QADC64E control register 1 (QACR1) 13-18
QADC64E control register 2 (QACR2) 13-20
QADC64E left justified, signed result format (LJSRR) 13-37
QADC64E module configuration register 13-10
QADC64E PORTQA port A data register 13-15, 13-16
QADC64E PORTQB port B data register 13-15, 13-16
QADC64E right justified, unsigned result format (RJURR) 13-37
RDATA (DLCMD2 receive data register) 15-34, 15-44
SCTL (DLCMD2 symbol timing control and pre-scaler register) 15-32
STAT (DLCMD2 status register) 15-41
status (QASR) 13-23
status (QASR0) 13-23
status (QASR1) 13-29
supervisor level 3-20
TDATA (DLCMD2 transmit data register) 15-40
test (RAMTST) 19-5
user level 3-11
registers
 special purpose
 added registers, 3-44
 unsupported registers, 3-44
 special purpose, 3-44
Remote
 frames 16-15
 transmission request (RTR) 16-5, 16-6
reservation protocol for a multi-level (local) bus, 9-43
Reserved
 mode 13-46
Reset
 status register 7-5
Resistor-divider chain 13-40
Resolution time 13-39
Result word table 13-4, 13-36, 13-42
Resynchronization jump width (RJW) bit field 16-28
RETRY, 9-44
R_F 13-80
RIE 14-47
RJURR 13-37
RJW 16-11, 16-28
RN field 3-15
RSR 7-5
RSV, 9-37
RT 14-57
RTR 16-5, 16-6, 16-15
RWU 14-48, 14-59
RX
 Length 16-5
RX14MSKHI 16-30
RX14MSKLO 16-30
RX15MSKHI 16-30
RX15MSKLO 16-30
RRECTR 16-33
RXGMSKHI 16-29
RXGMSKLO 16-29
RXWARN 16-31
-S-
S0 14-9
SAMP 16-27
Sample amplifier bypass (BYP) 13-33
Sampling mode (SAMP) 16-27
SAR 13-41
SBK 14-48, 14-54
Scan modes
 continuous-scan modes
 external trigger 13-50, 13-51
 periodic timer continuous-scan mode 13-52
 software initiated 13-50
 single-scan modes
 external trigger 13-47, 13-48
 interval timer 13-48
 software initiated 13-47
SCBR 14-46
SCCR0 14-46
SCCR1 14-46
SCDR 14-50
SCI 14-34, 14-42
 baud
 clock 14-52
 rate (SCBR) 14-46
 equation 14-46
 idle-line detection 14-58
 internal loop 14-59
 operation 14-51
 parity checking 14-53
 pins 14-51
 receiver
 block diagram 14-44
 operation 14-57
 wakeup 14-59
 registers 14-45
 SCCR0 14-45
 SCCR1 14-45
 SCI Baud Rates 14-53
 SCI SUBMODULE 14-13
 SCSR 14-45
 transmitter
 block diagram 14-43
 operation 14-53
SCI Control Register 0 (SCCR0) 14-45
SCI Control Register 1 (SCCR1) 14-45
SCI Status Register (SCSR) 14-45
SCK 14-12, 14-33, 14-38
 actual delay before SCK (equation) 14-36
 baud rate (equation) 14-35



S-clock 16-8
SCSR 14-48
SE bit 3-21
SEE 22-52
Send break (SBK) 14-48, 14-54
Sequencer, instruction 3-3
Serial
 clock baud rate (SPBR) 14-18
 communication interface (SCI) 14-42
 formats 14-52
 mode (M) bit 14-52
 shifter 14-54
Serial Clock (SCK) 14-12
Serialization
 fetch 22-1
Service
 request breakpoint flag (SRBK) 18-15
SGLR 18-21
Simplified mnemonics 3-33
Single-step trace enable 3-21
SIU signals, 9-4
SIW0EN 22-46
SIW1EN 22-46
SIW2EN 22-46
SIW3EN 22-46
Slave Select (SS) 14-42
Slave select signal (SS) 14-38, 14-39
SLW0EN 22-50
SLW1EN 22-50
snooping external bus activity, 3-42
SO bit 3-18
SOF 16-9
Soft reset control field (SOFT_RST) 18-21
SOFT_RST 18-21
SOFTRST 16-11
Software initiated
 continuous-scan mode 13-50
 single-scan mode 13-47
Software trap enable selection 22-46
SPBR 14-18
SPCR0 14-17
SPCR1 14-19
SPCR2 14-20
SPCR3 14-20
SPE 14-19, 14-42
Special-purpose registers, general 3-25
SPI
 finished interrupt enable (SPIFIE) 14-20
SPIF 14-22
SPIFIE 14-20
SPRG0–SPRG3 3-25
SPRGs 3-25
SPRs
 general 3-25
SPSR 14-20, 14-42
SPWM D-40
SRAM
 supervisor space only 14-9
SRBK 18-15
SRR 16-6

SRR0 3-24, 3-45, 3-48, 3-49, 3-50, 3-51, 3-52, 3-53
SRR1 3-24, 3-45, 3-46, 3-48, 3-49, 3-50, 3-51, 3-52, 3-53
SS 14-42
SS 14-38, 14-39
SSE1 13-19
SSE2 13-21
Standard
 message format 16-1
 frames 16-5
Star-point ground system 13-75
Start
 bit (beginning of data frame) 14-51
 -of-frame (SOF) symbol 16-9
State machine 13-52, 14-57
Status register (QASR) 13-9, 13-23
STF 18-12
STOP 13-10, 16-17, 18-12
Stop
 clocks to TCRs (CLKS) 18-14
 enable (STOP) 13-10
 enable (STOP) bit
 QSM 14-6
 TOUCAN 16-17
 TPU 18-12
 flag (STF) 18-12
 mode 13-10
 SCI end of data frame bit 14-51
storage control instructions, 3-44
storage reservation, 9-41
Stress conditions 13-81
STS, 9-5
STUFFERR 16-31
Subqueue 13-42
Substitute remote request (SRR) 16-6
Successive approximation register (SAR) 13-41
Summary overflow 3-18
Supervisor
 /Unrestricted data space (SUPV) 13-10
 /unrestricted data space (SUPV)
 TPU 18-12
Supervisor mode 3-20
 and SRAM 14-9
SUPV 13-10, 13-12
SUSG 22-48
SUSH 22-48
Synchronized pulse-width modulation (SPWM) D-40
SYSE 22-52
SYSEE 22-54
system clock output, 9-7
system reset interrupt, 3-44

–T–

T1 13-58
T2 13-58
T2CFILTER 18-22
T2CG 18-7, 18-12
T2CLK pin filter control (T2CFILTER) 18-22
T2CSL 18-12
TA, 9-6
Table stepper motor (TSM) D-8



TB 3-19
TBL 3-20, 3-23
TBR51, TBR50 - bits in BIUMCR 17-32, 17-33
TBU 3-20, 3-23
TC 14-49, 14-54
TCIE 14-47, 14-55
TCNMCR 16-22
TCR 18-13
TCR1P 18-12
TCR2 clock/gate control (T2CG) 18-12
TDRE 14-49
TE 14-45, 14-47
TEA, 9-6
termination signals, 9-39
Test register (QADCTEST) 13-9
test register (RAMTST) 19-5
TICR 18-15, 18-23
TIE 14-47, 14-55
Time
 quanta clock 16-8
 stamp 16-5, 16-10
Time base 3-19
time base bus
 selecting 17-32, 17-33
timebase, 3-43
TIMER 16-29
Timer
 count register
 1 prescaler control (TCR1P) 18-12
 synchronize mode (TSYNC) 16-27
Timing, instruction 3-36
TOR 13-58
TOR1 13-25
TOR2 13-26
TOUCAN
 address
 map 16-20
 bit timing configuration 16-8
 operation 16-9
 external pins 16-2
 initialization sequence 16-11
 interrupts 16-18
 message buffer address map 16-22
 operation 16-3
 receive process 16-13
 registers
 control register 0 (CANCTRL0) 16-25
 control register 1 (CTRL1) 16-8
 control register 1 (CANCTRL1) 16-26
 control register 2 (CANCTRL2) 16-28
 control register 2 (CTRL2) 16-8
 error and status register (ESTAT) 16-30
 free running timer register (TIMER) 16-29
 interrupt
 configuration register (CANICR) 16-24
 flag register (IFLAG) 16-33
 mask register (IMASK) 16-32
 module configuration register (TCNMCR) 16-22
 receive
 buffer 14 mask registers (RX14MSKHI/LO) 16-30
 buffer 15 mask registers (RX15MSKHI/LO) 16-30
 global mask registers (RXGMSKLO/HI) 16-29
 RX/TX error counter registers (RXECTR/TXECTR) 16-33
 test configuration register (CANTCR) 16-24
 special operating modes 16-16
 auto power save mode 16-18
 debug mode 16-16
 low-power stop mode 16-17
 transmit process 16-12
TPU
 address map 18-8
 components 18-2
 FREEZE flag (TPUF) 18-15
 function library 18-4
 host interface 18-2
 interrupts 18-5
 microengine 18-2
 operation 18-3
 coherency 18-4
 emulation support 18-4
 event timing 18-3
 interchannel communication 18-4
 programmable channel service priority 18-4
 parameter RAM 18-2, 18-23
 address map 18-24
 registers
 channel
 function select registers (CFSR) 18-16
 interrupt
 enable register (CIER) 18-5, 18-16
 status register (CISR) 18-5, 18-20
 priority registers (CPR) 18-19
 decoded channel number register (DCNR) 18-21
 development
 support control register (DSCR) 18-13
 support status register (DSSR) 18-15
 host
 sequence registers (HSQR) 18-18
 service request registers (HSSR) 18-18
 link register (LR) 18-21
 module configuration register (TPUMCR) 18-11
 service grant latch register (SGLR) 18-21
 test configuration register (TCR) 18-13
 TPU interrupt configuration register (TICR) 18-15, 18-23
 scheduler 18-2
 time
 bases 18-2
 timer channels 18-2
TPU Reference Manual 18-3, 18-18
TPU2
 module configuration register 2 (TPUMCR2) 18-21
TPUF 18-15
TPUMCR 18-11
TPUMCR2 18-21
TR 22-52



trace interrupt, 3-47
 transaction (bus), 9-8
 Transfer
 length options 14-37
 time 13-39
 transfer acknowledge (TA), 9-39
 transfer error acknowledge (TEA), 9-39
 transfer size (TSIZ), 9-37
 transfer start (TS), 9-36
 transfers, alignment and packaging, 9-28
 transfers, burst-inhibited, 9-16
 transfers, termination signals, 9-39
 Transmission
 complete
 (TC) flag 14-54
 interrupt enable (TCIE) 14-55
 Transmit
 /receive status (TX/RX) 16-31
 bit error (BITERR) 16-31
 complete
 bit (TC) 14-49
 interrupt enable (TCIE) 14-47
 data
 register empty (TDRE) flag 14-49
 error status flag (TXWARN) 16-31
 interrupt enable (TIE) 14-47, 14-55
 pin configuration control (TXMODE) 16-25
 RAM 14-23
 Transmitter Enable (TE) 14-45
 Transmitter enable (TE) 14-47, 14-53
 TRE 22-54
 Trigger
 event 13-31, 13-57
 overrun error (TOR) 13-58
 TS, 9-5
 TSIZ(0
 1), 9-4
 TSIZ0, 9-1
 TSIZ1, 9-1
 TSM D-8
 T_{SR} 13-11
 TSYNC 16-27
 TX
 Length 16-5
 TX/RX 16-31
 TXECTR 16-33
 TXMODE 16-25
 TXWARN 16-31

–U–

UART D-13
 UISA register set 3-11
 Universal asynchronous receiver/transmitter (UART)
 D-13
 parameters
 receiver parameters D-15
 transmitter parameters D-14
 Unordered exceptions 3-35
 User level registers 3-11
 Using the TPU Function Library and TPU Emulation

Mode 18-4
 UX bit 3-14

–V–

V_{CF} 13-80
 V_{DDA} 13-72, 13-76
 VE bit 3-15
 Vector table, exception 3-36
 Vector table, exceptions 3-35
 V_{IH} 13-72
 V_{IL} 13-72
 Voltage
 inputs 13-72
 reference pins 13-76
 V_{RH} 13-36, 13-40, 13-76, 13-80
 V_{RL} 13-40, 13-76, 13-80
 V_{SRC} 13-80
 V_{SSA} 13-72, 13-76
 VX bit 3-14
 VXCVI bit 3-15
 VXIDI 3-14
 VXIMZ bit 3-14
 VXISI 3-14
 VXSNNAN 3-14
 VXSOFT bit 3-15
 VXSQRT bit 3-15
 VXVC bit 3-14
 VXZDZ bit 3-14

–W–

WAKE 14-47, 14-59
 Wake interrupt (WAKEINT) 16-32
 WAKEINT 16-17, 16-32
 WAKEMSK 16-17
 Wakeup
 address mark (WAKE) 14-47, 14-59
 Wired-OR
 mode
 for QSPI pins (WOMQ) 14-18
 for SCI pins (WOMS) 14-47, 14-54
 WOMQ 14-18
 WOMS 14-47, 14-54
 Wrap
 enable (WREN) 14-20
 to (WRTO) 14-20
 Wraparound mode 14-16
 master 14-38
 WREN 14-20
 write cycle data bus contents, 9-30
 WRTO 14-20

–X–

XE bit 3-15
 XER 3-17
 XX bit 3-14

–Z–

ZE bit 3-15

