

# Freescale Semiconductor Advance Information

Document Number: MPC755ECS02AD

Rev. 2.1, 02/2006

# MPC755 RISC Microprocessor Hardware Specifications Addendum for the XPC7*n*5B*xxnnn*LD Series

This document describes part-number-specific changes to recommended operating conditions and revised electrical specifications, as applicable, from those described in the general *MPC755 RISC Microprocessor Hardware Specifications* (MPC755EC). The MPC755 and MPC745 are reduced instruction set computing (RISC) microprocessors that implement the PowerPC<sup>TM</sup> instruction set architecture.


Specifications provided in this document supersede those in the *MPC755 RISC Microprocessor Hardware*Specifications, Rev. 4 or later, for the part numbers listed in Table A only. Specifications not addressed herein are unchanged. Because this document is frequently updated, refer to the website listed on the back cover of this addendum or contact your Freescale sales office for the latest version.

Note that headings and table numbers in this document are not consecutively numbered. They are intended to correspond to the heading or table affected in the general hardware specification. Freescale Part Numbers Affected:

XPC755BRX300LD XPC755BRX350LD XPC755BRX400LD XPC755BPX300LD XPC755BPX350LD XPC755BPX400LD XPC745BPX300LD

XPC745BPX350LD

This document contains information on a new product. Specifications and information herein are subject to change without notice.







#### **General Parameters**

Part numbers addressed in this document are listed in Table A. For more detailed ordering information see Section 10, "Ordering Information."

Table A. Significant Differences from Hardware Specifications by Part Number

Operating Conditions		ns		
Freescale Part Number	CPU Frequency (MHz)	V <sub>DD</sub>	T <sub>j</sub> (°C)	Significant Differences from Hardware Specification
XPC755BRX300LD	300	2.0 V ±100 mV	0 to 105	2.0 V/1.8 V I/O voltage supported, 2.5 V I/O not
XPC755BRX350LD	350			supported; all nominal core voltages are 2.0 V ±100 mV; AC timing different for processor bus and
XPC755BRX400LD	400			L2 bus interfaces; L2 bus interface AC timing not guaranteed in 1.8 V/2.0 V mode.
XPC755BPX300LD	300			guaranteed in 1.5 V/2.0 V mode.
XPC755BPX350LD	350			
XPC755BPX400LD	400			
XPC745BPX300LD	300			2.0 V/1.8 V I/O voltage supported, 2.5 V I/O not
XPC745BPX350LD	350			supported; all nominal core voltages are 2.0 V ±100 mV; AC timing different for processor bus interface.

**Note:** The X prefix in a Freescale part number designates a "Pilot Production Prototype" as defined by Freescale SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

There are currently no known errata for the part numbers addressed by this data sheet.

## **3 General Parameters**

The following general parameters apply to all part numbers described herein:

Core power supply  $2.0 \text{ V} \pm 100 \text{ mV DC}$  (nominal; see Table 3 for recommended operating

conditions)

I/O power supply  $1.8 \text{ V} \pm 100 \text{ mV}$  dc (processor bus interface only; not supported on

L2 interface), or

2.0 V ±100 mV dc (processor bus interface only; not supported on

L2 interface), or

3.3 V  $\pm 165$  mV dc (input thresholds are configuration pin selectable)

Note that part revisions prior to Rev. 2.8 (Rev. E) do not support core voltages down to 1.8 V.

## 4.1 DC Electrical Characteristics

All part numbers affected by this specification support 3.3 V and 1.8 V/2.0 V I/O voltages, but do not support 2.5 V I/O voltages. Table 2 describes the input threshold voltage settings. These settings apply to

MPC755 RISC Microprocessor Hardware Specifications Addendum for the XPC7n5BxxnnnLD Series, Rev. 2.1



all device revisions prior to Rev. 2.8 (Rev. E), including all part numbers described herein. Note that the MPC745 does not provide an L2 interface.

**Table 2. Input Threshold Voltage Setting** 

BVSEL Signal	L2VSEL Signal	Processor Bus Interface Voltage	L2 Bus Interface Voltage
0	0	1.8 V or 2.0 V	1.8 V or 2.0 V
0	1	1.8 V or 2.0 V	3.3 V
1	0	3.3 V	1.8 V or 2.0 V
1	1	3.3 V	3.3 V

Caution: The input threshold selection must agree with the OV<sub>DD</sub>/L2OV<sub>DD</sub> voltages supplied.

Table 3 provides the recommended operating conditions for all device revisions prior to Rev. 2.8 (Rev. E), including all part numbers described herein.

**Table 3. Recommended Operating Conditions** 

Characteristi	Symbol	Recommended Value	Unit	
Core supply voltage	$V_{DD}$	2.0 ±100 mV	V	
PLL supply voltage	$AV_DD$	2.0 ±100 mV	V	
L2 DLL supply voltage	L2AV <sub>DD</sub>	2.0 ±100 mV	V	
Processor bus supply voltage	BVSEL = 0	OV <sub>DD</sub>	1.8 ±100 mV or 2.0 ±100 mV	V
	BVSEL = 1	OV <sub>DD</sub>	3.3 ±165 mV	V
L2 bus supply voltage	L2VSEL = 0	L2OV <sub>DD</sub>	1.8 ±100 mV or 2.0 ±100 mV	V
	L2VSEL = 1	L2OV <sub>DD</sub>	3.3 ±165 mV	V

**Note:** These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 6 provides the DC electrical specifications for all device revisions prior to Rev. 2.8 (Rev. E), including all part numbers described herein.

Table 6. DC Electrical Specifications

At recommended operating conditions (see Table 3)

Characteristic	Nominal Bus Voltage <sup>1</sup>	Symbol	Min	Max	Unit	Notes
Input high voltage (all inputs except	1.8/2.0	V <sub>IH</sub>	0.65 × (L2)OV <sub>DD</sub>	(L2)OV <sub>DD</sub> + 0.3	V	2,3
SYSCLK)	3.3	V <sub>IH</sub>	2.0	(L2)OV <sub>DD</sub> + 0.3	٧	2,3
Input low voltage (all inputs except	1.8/2.0	V <sub>IL</sub>	-0.3	0.35 × (L2)OV <sub>DD</sub>	٧	2
SYSCLK)	3.3	V <sub>IL</sub>	-0.3	0.8	٧	

MPC755 RISC Microprocessor Hardware Specifications Addendum for the XPC7n5BxxnnnLD Series, Rev. 2.1



#### **General Parameters**

#### **Table 6. DC Electrical Specifications (continued)**

At recommended operating conditions (see Table 3)

Characteristic	Nominal Bus Voltage <sup>1</sup>	Symbol	Min	Max	Unit	Notes
SYSCLK input high voltage	1.8/2.0	KV <sub>IH</sub>	1.5	OV <sub>DD</sub> + 0.3	V	
	3.3	KV <sub>IH</sub>	2.4	OV <sub>DD</sub> + 0.3	V	
SYSCLK input low voltage	1.8/2.0	KV <sub>IL</sub>	-0.3	0.2	V	
	3.3	ΚV <sub>IL</sub>	-0.3	0.4	V	
Output high voltage, I <sub>OH</sub> = -6 mA	1.8/2.0	V <sub>OH</sub>	(L2)OV <sub>DD</sub> - 0.45	_	V	
	3.3	V <sub>OH</sub>	2.4	_	V	
Output low voltage, I <sub>OL</sub> = 6 mA	1.8/2.0	V <sub>OL</sub>	_	0.45	V	
	3.3	V <sub>OL</sub>	_	0.4	V	

#### Notes:

- 1. Nominal voltages; see Table 3 for recommended operating conditions.
- 2. For processor bus signals, the reference is  ${\rm OV}_{\rm DD}$ .  ${\rm L2OV}_{\rm DD}$  is the reference for the L2 bus signals.
- 3. Excludes test signals (LSSD\_MODE, L1\_TSTCLK, L2\_TSTCLK) and IEEE 1149.1 boundary scan (JTAG) signals.

## 4.2.2 Processor Bus AC Specifications

All part numbers described herein have slower AC timing characteristics than later revisions of the part. The affected processor bus AC timing specifications are given in Table 10.

**Table 10. Processor Bus AC Timing Specifications** 

At recommended operating conditions (see Table 3)

Parameter	Symbol -		300, 350, 400 MHz		
Falametei	Symbol	Min	Max	Unit	
Input Hold Times: All Inputs	t <sub>IXKH</sub>	0.6	_	ns	
Valid Times: All Outputs	t <sub>KHOV</sub>	_	4.5	ns	

# 4.2.4 L2 Bus AC Specifications

The AC timing characteristics of the L2 bus interface in 3.3 V mode are slower for parts affected by this specification than for later revisions of the part. Additionally, the AC timing of the L2 interface is not guaranteed in 1.8 V/2.0 V mode. These affect the following part numbers only:

- XPC755BRX300LD
- XPC755BRX350LD
- XPC755BRX400LD
- XPC755BPX300LD
- XPC755BPX350LD
- XPC755BPX400LD

MPC755 RISC Microprocessor Hardware Specifications Addendum for the XPC7n5BxxnnnLD Series, Rev. 2.1



Table 12 provides the L2 bus interface AC timing specifications for the MPC755 described in this document when the L2 bus interface is in 3.3 V mode only. The L2 bus interface of the part described herein is not tested in 1.8 V/2.0 V mode and does not meet these specifications. The L2 interface output drivers may display a non-linear, stepped behavior when switching that prolongs the rise and fall times in this mode. This behavior is dependent on L2OV<sub>DD</sub>, the impedance of the circuit board, and operating conditions of the processor. In a worst-case device, at L2OV<sub>DD</sub> = 1.8 V and  $T_j$  = 105°C, the driver output impedance is 55  $\Omega$ ; at L2OV<sub>DD</sub> = 2.0 V and  $T_j$  = 105°C, the driver output impedance is 47  $\Omega$ . The non-linear behavior results when the driver output impedance is greater than the board impedance and can cause reflected wave switching instead of incident wave switching. The voltage level at which the step will occur is  $V_{\text{step}} = L2OV_{\text{DD}} \times [Z_{\text{board}}/(Z_{\text{out}} + Z_{\text{board}})]$ . If  $V_{\text{step}}$  is less than the input high threshold voltage of the SRAM, the SRAM will not recognize a logical high on a given signal until the reflected wave arrives. The time delay between the arrival of the incident wave and the reflected wave is determined solely by the propagation delay of the signal. Because of these issues, Freescale does not recommend or support the use of the L2 bus interface of the affected part numbers described herein in 1.8 V/2.0 V mode.

Table 12. L2 Bus Interface AC Timing Specifications

At recommended operating conditions (see Table 3)

Parameter	Symbol	300 MHz		350 MHz		400 MHz		Unit	Notes
r al allielei	Symbol	Min	Max	Min	Max	Min	Max	Oilit	Notes
Setup Times: Data and parity	t <sub>DVL2CH</sub>	1.5	_	1.5	_	1.5	_	ns	2
Input Hold Times: Data and parity	t <sub>DXL2CH</sub>	0.5	_	0.5	_	0.5	_	ns	2
Valid Times:  All outputs when L2CR[14–15] = 00 All outputs when L2CR[14–15] = 01 All outputs when L2CR[14–15] = 10 All outputs when L2CR[14–15] = 11	t <sub>L2CHOV</sub>	_ _ _ _	3.6 3.8 4.0 4.2	_ _ _ _	3.6 3.8 4.0 4.2	_ _ _ _	3.6 3.8 4.0 4.2	ns	3, 4
L2SYNC_IN to high impedance:  All outputs when L2CR[14-15] = 00 All outputs when L2CR[14-15] = 01 All outputs when L2CR[14-15] = 10 All outputs when L2CR[14-15] = 11	t <sub>L2CHOZ</sub>	_ _ _ _	3.5 4.0 4.2 4.5	_ _ _ _	3.5 4.0 4.2 4.5	_ _ _ _	3.5 4.0 4.2 4.5	ns	3, 5

#### Notes:

- 2. All input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising edge of the input L2SYNC\_IN. Input timings are measured at the pins.
- 3. All output specifications are measured from the midpoint voltage of the rising edge of L2SYNC\_IN to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load.
- 4. The outputs are valid for both single-ended and differential L2CLK modes. For pipelined registered synchronous BurstRAMs, L2CR[14–15] = 01 or 10 is recommended. For pipelined late write synchronous BurstRAMs, L2CR[14–15] = 11 is recommended.
- 5. Guaranteed by design and characterization.



**Ordering Information** 

#### **Ordering Information** 10

#### Part Numbers Addressed by This Specification 10.1

Table 20 provides the ordering information for the MPC755 parts described in this specification.

**Table 20. Part Numbering Nomenclature** 


APC	mm	В	XX	IIIII	X	X
Product Code	Part Identifier	Process Descriptor	Package	Processor Frequency <sup>1</sup>	Application Modifier	Revision Level
XPC <sup>2</sup>	755 745	B = HiP4DP	PX = PBGA RX = CBGA	300 350 400	L: 2.0 V ±100 mV 0° to 105°C	D: 2.7; PVR = 0008 3203

#### Notes:

- 1. Processor core frequencies supported by parts addressed by this specification only. Parts addressed by other specifications may support other maximum core frequencies.
- 2. The X prefix in a Freescale part number designates a "Pilot Production Prototype" as defined by Freescale SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

#### 10.3 **Part Marking**

Parts are marked as the example shown in Figure 29.



Notes:

MMMMMM is the 6-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

Figure 29. Part Marking for BGA Device



# **Document Revision History**

Table B provides a revision history for this hardware specifications addendum.

### **Table B. Document Revision History**

Rev. No.	Date	Editor/ Writer	Substantive Change(s)
2.1	02/15/2006	BM/NB	Changed document order number (was MPC755BLDPNS, Rev. 2). Updated to Freescale template. Updated section numbers to match the hardware specifications document.
2			Updated document. Corrected Section 1.4.2.4.
0–1			Initial releases.



#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### email

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor
@ hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2002, 2006.

Document Number: MPC755ECS02AD

Rev. 2.1 02/2006

