


Freescale Semiconductor Data Sheet

Document Number: MSC7110 Rev. 11, 4/2008

 $\begin{array}{l} \mathsf{MAP}\text{-}\mathsf{BGA}\text{--}400 \\ \mathsf{17}\ \mathsf{mm}\times\mathsf{17}\ \mathsf{mm} \end{array}$

Low-Cost 16-bit DSP with DDR Controller





- 8 Kbyte boot ROM.
- AHB-Lite crossbar switch that allows parallel data transfers between four master ports and six slave ports, where each port connects to an AHB-Lite bus; fixed or round robin priority programmable at each slave port; programmable bus parking at each slave port; low power mode.
- Internal PLL generates up to 266 MHz clock for the SC1400 core and up to 133 MHz for the crossbar switch, DMA channels, and other peripherals.
- Clock synthesis module provides predivision of PLL input clock; independent clocking of the internal timers and DDR module; programmable operation in the SC1400 low power Stop mode; independent shutdown of different regions of the device.
- Enhanced 16-bit wide host interface (HDI16) provides a glueless connection to industry-standard microcomputers, microprocessors, and DSPs and can also operate with an 8-bit host data bus, making if fully compatible with the DSP56300 HI08 from the external host side.
- DDR memory controller that supports byte enables for up to a 32-bit data bus; glueless interface to 133 MHz 14-bit page mode DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte; and 16-bit or 32-bit external data bus.
- Programmable memory interface with independent read buffers, programmable predictive read feature for each buffer, and a write buffer.
- System control unit performs software watchdog timer function; includes programmable bus time-out monitors on AHB-Lite slave buses; includes bus error detection and programmable time-out monitors on AHB-Lite master buses; and has address out-of-range detection on each crossbar switch buses.
- Event port collects and counts important signal events including DMA and interrupt requests and trigger events such as interrupts, breakpoints, DMA transfers, or wake-up events; units operate independently, in sequence, or triggered externally; can be used standalone or with the OCE10.

- Multi-channel DMA controller with 32 time-multiplexed unidirectional channels, priority-based time-multiplexing between channels using 32 internal priority levels, fixed- or round-robin-priority operation, major-minor loop structure, and DONE or DRACK protocol from requesting units.
- One TDM module with independent receive and transmit, programmable sharing of frame sync and clock, programmable word size (8 or 16-bit), hardware-base A-law/µ-law conversion, up to 50 Mbps data rate, up to 128 channels, with glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses.
- UART with full-duplex operation up to 5.0 Mbps.
- Up to 41 general-purpose input/output (GPIO) ports.
- I²C interface that allows booting from EEPROM devices up to 1 Mbyte.
- Two quad timer modules, each with sixteen configurable 16-bit timers.
- fieldBISTTM unit detects and provides visibility into unlikely field failures for systems with high availability to ensure structural integrity, that the device operates at the rated speed, is free from reliability defects, and reports diagnostics for partial or complete device inoperability.
- Standard JTAG interface allows easy integration to system firmware and internal on-chip emulation (OCE10) module.
- Optional booting external host via 8-bit or 16-bit access through the HDI16, I²C, or SPI using in the boot ROM to access serial SPI Flash/EEPROM devices; different clocking options during boot with the PLL on or off using a variety of input frequency ranges.





Table of Contents

1	Pin A	ssignments4
	1.1	MAP-BGA Ball Layout Diagrams
	1.2	Signal List By Ball Location
2	Spec	ifications
	2.1	Maximum Ratings
	2.2	Recommended Operating Conditions
	2.3	Thermal Characteristics
	2.4	DC Electrical Characteristics
	2.5	AC Timings
3	Hard	ware Design Considerations
	3.1	Thermal Design Considerations
	3.2	Power Supply Design Considerations
	3.3	Estimated Power Usage Calculations46
	3.4	Reset and Boot48
	3.5	DDR Memory System Guidelines
4	Orde	ring Information
5	Pack	age Information
6	Produ	uct Documentation
7	Revis	sion History
Lis	st of	Figures
F 1		NOOZ140 Dis st. Dis sus s

MSC7110 Block Diagram
MSC7110 Molded Array Process-Ball Grid Array
(MAP-BGA), Top View 4
MSC7110 Molded Array Process-Ball Grid Array
(MAP-BGA), Bottom View
Timing Diagram for a Reset Configuration Write 24
DDR DRAM Input Timing Diagram 24

Figure 6.	DDR DRAM Output Timing Diagram
Figure 7.	DDR DRAM AC Test Load
Figure 8.	TDM Receive Signals
Figure 9.	TDM Transmit Signals
Figure 10.	Read Timing Diagram, Single Data Strobe 29
Figure 11.	Read Timing Diagram, Double Data Strobe
Figure 12.	Write Timing Diagram, Single Data Strobe
Figure 13.	Write Timing Diagram, Double Data Strobe
Figure 14.	Host DMA Read Timing Diagram, HPCR[OAD] = 031
Figure 15.	Host DMA Write Timing Diagram, HPCR[OAD] = 032
Figure 16.	I2C Timing Diagram
Figure 17.	UART Input Timing
Figure 18.	UART Output Timing
Figure 19.	EE Pin Timing
Figure 20.	EVNT Pin Timing
Figure 21.	GPI/GPO Pin Timing
Figure 22.	Test Clock Input Timing Diagram
Figure 23.	Boundary Scan (JTAG) Timing Diagram
Figure 24.	Test Access Port Timing Diagram
Figure 25.	TRST Timing Diagram
Figure 26.	Voltage Sequencing Case 1 40
Figure 27.	Voltage Sequencing Case 2 41
Figure 28.	Voltage Sequencing Case 3 42
Figure 29.	Voltage Sequencing Case 4
Figure 30.	Voltage Sequencing Case 5 44
Figure 31.	PLL Power Supply Filter Circuits
Figure 32.	SSTL Termination Techniques 50
Figure 33.	SSTL Power Value






Figure 1. MSC7110 Block Diagram

NP


ssignments

1 Pin Assignments

This section includes diagrams of the MSC7110 package ball grid array layouts and pinout allocation tables.

1.1 MAP-BGA Ball Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in Figure 2 and Figure 3 with their ball location index numbers.








Figure 2. MSC7110 Molded Array Process-Ball Grid Array (MAP-BGA), Top View



Pin Assignments









ssignments

1.2 Signal List By Ball Location

Table 1 lists the signals sorted by ball number and configuration.

Table 1. MSC7110 Signals by Ball Designator

	Signal Names								
Number		S	Hardware Controlled						
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
A1			G	ind					
A2			G	IND					
A3			D	QM1					
A4			D	QS2					
A5			(СК					
A6			Ū	СК					
A7		GPIC7		GPOC7	н	015			
A8		GPIC4		GPOC4	НС	012			
A9		GPIC2		GPOC2	H	010			
A10		rese	rved		Н	D7			
A11		rese	rved		Н	D6			
A12		rese	rved		Н	D4			
A13		rese	rved		HD1				
A14		rese	rved		Н	D0			
A15			G	IND					
A16 (1L44X)	NC								
A16 (1M88B)	BM3	GP	ID8	GPOD7	rese	erved			
A17			1	NC					
A18			1	NC					
A19			1	NC					
A20			1	NC					
B1			V	DDM					
B2				NC					
B3			ō	250					
B4			D	QM2					
B5			D	QS3					
B6			D	QS0					
B7			C	KE					
B8			Ī	WE					
B9		GPIC6		GPOC6	Н	014			
B10		GPIC3		GPOC3	Н	011			
B11		GPIC0		GPOC0	Н	D8			
B12		rese	rved		н	D5			
B13		rese	rved		н	D2			
B14				NC					
B15 (1L44X)				NC					



Pin Assignments

	Signal Names								
Number		So	ed	Hardware	dware Controlled				
	End of Reset	GPI Enabled (Default)	GPO Enabled	Primary	Alternate				
B15 (1M88B)	BM2	GPI	D7	GPOD7	res	erved			
B16			Ν	IC					
B17			Ν	IC					
B18			Ν	IC					
B19			Ν	IC					
B20			Ν	IC					
C1			D	24					
C2			D	30					
C3			D	25					
C4			C	S1					
C5			DC	QM3					
C6			DC	QMO					
C7			DC	QS1					
C8			R	AS					
C9			C	AS					
C10		GPIC5		GPOC5	Н	D13			
C11		GPIC1		GPOC1	F	ID9			
C12		reser	rved		F	ID3			
C13			Ν	IC					
C14			Ν	IC					
C15			Ν	IC					
C16			Ν	IC					
C17			Ν	IC					
C18			Ν	IC					
C19			Ν	IC					
C20			Ν	IC					
D1			V	DDM					
D2			D	28					
D3			D	27					
D4			G	ND					
D5			V	DDM					
D6				DDM					
D7			V	DDM					
D8			V	DDM					
D9			V	DDM					
D10				DDM					
D11			VD	DIO					
D12			V	DIO					

Table 1. MSC7110 Signals by Ball Designator (continued)



ssignments

	Signal Names								
Number		Sc	oftware Controlle	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
D13			V _C	DIO					
D14				DIO					
D15			V _C	DIO					
D16			V _C	DIO					
D17			V	DDC					
D18			Ν	IC					
D19			Ν	IC					
D20			Ν	IC					
E1			G	ND					
E2			D	26					
E3			D	31					
E4			V	DDM					
E5				DDM					
E6				DDC					
E7				DDC					
E8				DDC					
E9				DDC					
E10				DDM					
E11				DIO					
E12									
E13				DIO					
E14									
E15				DIO					
E16				DDC					
E17				DDC					
E18				IC					
E19				IC					
E20				IC					
F1				DDM					
F2				15					
F3	1			29					
F4	1			DDC					
F5				DDC					
F6				DDC					
F7				ND					
F8				ND					
F9				ND					
F10				DDM					

Table 1. MSC7110 Signals by Ball Designator (continued)



Pin Assignments

	Signal Names								
Number		So	oftware Controll	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
F11			V	DDM					
F12				ND					
F13			G	ND					
F14			G	ND					
F15			V	DIO					
F16				DDC					
F17				DDC					
F18			1	١C					
F19			1	۱C					
F20			1	١C					
G1			G	ND					
G2			C	013					
G3			G	ND					
G4			V	MDC					
G5			V	DDM					
G6				ND					
G7			G	ND					
G8			G	ND					
G9			G	ND					
G10			G	ND					
G11			G	ND					
G12			G	ND					
G13			G	ND					
G14			G	ND					
G15			V	ΟΙΟ					
G16			V	ΟΙΟ					
G17			V	DDC					
G18			1	١C					
G19			1	1C					
G20			1	1C					
H1			D	014					
H2			C	012					
H3			D	011					
H4			V	DDM					
H5			VI	DDM					
H6			G	ND					
H7			G	ND					
H8			G	ND					

Table 1. MSC7110 Signals by Ball Designator (continued)



lssignments

	Signal Names								
Number		Software Controlled Hardv		Hardware	dware Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
H9			GI	ND					
H10			GI	ND					
H11			GI	ND					
H12			GI	ND					
H13			GI	ND					
H14			GI	ND					
H15			V _D	DIO					
H16				DIO					
H17			V _C	DDC					
H18			N	IC					
H19		rese	erved		н	A2			
H20		rese	erved		н	A1			
J1			D	10					
J2			V _D	DM					
J3			C	9					
J4			V _D	DM					
J5			V _D	DM					
J6				DM					
J7			GI	ND					
J8			GI	ND					
J9			GI	ND					
J10			GI	ND					
J11			GI	ND					
J12			GI	ND					
J13			GI	ND					
J14			GI	ND					
J15			GI	ND					
J16			V _D	DIO					
J17				DDC					
J18 (1L44X)		rese	erved		н	A3			
J18 (1M88B)		GPIC11		GPOC11	н	A3			
J19		rese	erved		HACK/HACK of	or HRRQ/HRRQ			
J20	HDSP		reserved		HREQ/HREQ	or HTRQ/HTRQ			
K1			C	00					
K2			GI	ND					
K3			C	8					
K4			V	DDC					
K5				DM					

Table 1. MSC7110 Signals by Ball Designator (continued)



Pin Assignments

	Signal Names								
Number		S	Hardware	Controlled					
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
K6			G	ND					
K7			G	ND					
K8			G	ND					
K9			G	ND					
K10			G	ND					
K11			G	ND					
K12			G	ND					
K13			G	ND					
K14			G	ND					
K15			V	ΟΙΟ					
K16			V	ΟΙΟ					
K17				DDC					
K18		rese	rved		Н	A0			
K19		rese	rved		HC	DDS			
K20		rese	rved		HDS/HDS c	or HWR/HWR			
L1			ſ	01					
L2			G	ND					
L3			[03					
L4			VI	DDC					
L5			V	DDM					
L6			G	ND					
L7			G	ND					
L8			G	ND					
L9			G	ND					
L10			G	ND					
L11			G	ND					
L12			G	ND					
L13			G	ND					
L14			V	DDIO					
L15			V	DDIO					
L16			V	DDIO					
L17			V	DDC					
L18 (1L44X)		rese	rved		HCS2	P/HCS2			
L18 (1M88B)		GPIB11		GPOB11	HCS2	P/HCS2			
L19		rese	rved		HCS1	/HCS1			
L20		rese	rved		HRW or	HRD/HRD			
M1			Ι	02					
M2			V	DDM					

Table 1. MSC7110 Signals by Ball Designator (continued)



ssignments

	Signal Names								
Number		Software Controlled				Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
M3			Γ	05					
M4			V	DDM					
M5			V	DDM					
M6			G	ND					
M7			G	ND					
M8			G	ND					
M9			G	ND					
M10			G	ND					
M11			G	ND					
M12			G	ND					
M13			G	ND					
M14			G	ND					
M15			G	ND					
M16			V	DDC					
M17				DDC					
M18	GPI	A14	IRQ15	GPOA14	S	DA			
M19	GPI	A12	IRQ3	GPOA12	τU	ΓXD			
M20	GPI	A13	IRQ2	GPOA13	UF	RXD			
N1			Γ)4					
N2			Γ	06					
N3			V	REF					
N4				DDM					
N5				DDM					
N6				DDM					
N7				ND					
N8			G	ND					
N9			G	ND					
N10			G	ND					
N11			G	ND					
N12			G	ND					
N13			G	ND					
N14			G	ND					
N15			V	DIO					
N16				DDC					
N17				DDC					
N18				KIN					
N19	GPI	A15	IRQ14	GPOA15	S	CL			
N20			Ve	SPLL					

Table 1. MSC7110 Signals by Ball Designator (continued)



Pin Assignments

	Signal Names								
Number		Sc	oftware Controll	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
P1			I	77					
P2			C)17					
P3			C	016					
P4			V	DDM					
P5			V	DDM					
P6				DDM					
P7			G	ND					
P8			G	ND					
P9			G	ND					
P10			G	ND					
P11			G	ND					
P12			G	ND					
P13			G	ND					
P14			G	ND					
P15			V	DDIO					
P16				DDIO					
P17				DDC					
P18				ESET					
P19			TP	SEL					
P20			V _D	DPLL					
R1				ND					
R2			C	019					
R3			C	018					
R4			V	DDM					
R5				DDM					
R6			V	DDM					
R7				ND					
R8			V	DDM					
R9				ND					
R10			V	DDM					
R11				ND					
R12			G	ND					
R13			V	ΟΙΟ					
R14				ND					
R15			V	DIO					
R16				DIO					
R17				DDC					
R18				DO					

Table 1. MSC7110 Signals by Ball Designator (continued)



ssignments

	Signal Names								
Number		S	oftware Controlle	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
R19		rese	rved		EE0/D	DBREQ			
R20			TE	ST0					
T1			V _C	DDM					
T2			D	20					
Т3			D	22					
T4			V _C	DDM					
Т5			V _C	DDM					
Т6			V	DDC					
T7			V	DDM					
Т8				DDM					
Т9			V	DDC					
T10			V _C	DDM					
T11			V _C	DDM					
T12			VD	DIO					
T13			VD	DIO					
T14				DIO					
T15				DIO					
T16				DDC					
T17			V	DDC					
T18				IC					
T19			T	MS					
T20			HRE	SET					
U1			G	ND					
U2			D	21					
U3			D	23					
U4			V _C	DDM					
U5			V	DDC					
U6				DDC					
U7				DDC					
U8				DDC					
U9				DDC					
U10				DDC					
U11				DDC					
U12				DDC					
U13				DDC					
U14				DDC					
U15				DDC					
U16				DDC					

Table 1. MSC7110 Signals by Ball Designator (continued)



Pin Assignments

			Signal	Names		
Number		Sc	oftware Controlle	ed	Hardware	Controlled
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
U17			V	DDC		
U18				1C		
U19			Т	СК		
U20			TF	RST		
V1			V	DDM		
V2			Ν	١C		
V3			A	.13		
V4			A	.11		
V5			A	10		
V6			ŀ	45		
V7			ŀ	42		
V8			В	A0		
V9			Ν	١C		
V10		reser	ved		EVI	NT0
V11	SWTE	GPIA16	IRQ12	GPOA16	EVNT4	
V12	GP	PIA8	IRQ6	GPOA8	TOT	СК
V13	GP	PIA4	IRQ1	GPOA4	rese	rved
V14	GP	PIAO	IRQ11	GPOA0	reserved	
V15	GPI	IA28	IRQ17	GPOA28	reserved reser	
V16		GPID6		GPOD6	reserved	reserved
V17	GPI	IA22	IRQ22	GPOA22	reserved	
V18	GPI	IA24	IRQ24	GPOA24	rese	rved
V19		NC				
V20		TDI				
W1			G	ND		
W2			V	DDM		
W3				.12		
W4		A8				
W5			ŀ	47		
W6		A6				
W7		A3				
W8			N	١C		
W9	GPIA17		IRQ13	GPOA17	EVNT1	CLKO
W10	BM0	GPIC	C14	GPOC14	EVI	NT2
W11	GPI	A10	IRQ5	GPOA10	TOF	RFS
W12	GP	PIA7	IRQ7	GPOA7	TOTFS	
W13	GP	PIA3	IRQ8	GPOA3	rese	rved
W14	GP	PIA1	IRQ10	GPOA1	rese	rved

Table 1. MSC7110 Signals by Ball Designator (continued)



ssignments

			Signa	l Names		
Number		So	oftware Controll	ed	Hardware	Controlled
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
W15		GPID4		GPOD4	reserved	reserved
W16	GPI	A27	IRQ18	GPOA27	reserved	reserved
W17	GPI	A19	IRQ19	GPOA19	rese	rved
W18	GPI	A23	IRQ23	GPOA23	rese	rved
W19	GPI	A26	IRQ26	GPOA26	rese	rved
W20	H8BIT			reserved		
Y1			V	DDM		
Y2			G	IND		
Y3		А9				
Y4		A1				
Y5		A0				
Y6				A4		
Y7			E	BA1		
Y8	rese	erved	NMI		reserved	
Y9	BM1	GPI	C15	GPOC15	EVNT3	
Y10	GPI	A11	IRQ4	GPOA11	TOR	CK
Y11		GPIA9		GPOA9	TO	RD
Y12		GPIA6		GPOA6	T0 ⁻	TD
Y13	GP	IA5	IRQ0	GPOA5	rese	rved
Y14	GP	IA2	IRQ9	GPOA2	rese	rved
Y15	GPI	A29	IRQ16	GPOA29	reserved	reserved
Y16		GPID5		GPOD5	reserved	reserved
Y17	GPI	A20	IRQ20	GPOA20	rese	rved
Y18	GPI	A21	IRQ21	GPOA21	rese	rved
Y19			G	SND		
Y20	GPI	A25	IRQ25	GPOA25	rese	rved

Table 1. MSC7110 Signals by Ball Designator (continued)

Specifications

This chapter covers power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the MSC711x Reference Manual.

Note: The MSC7110 electrical specifications are preliminary and many are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after thorough characterization and device qualifications have been completed.

Maximum Ratings 2.1

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC7110.

Rating	Symbol	Value	Unit
Core supply voltage	V _{DDC}	1.5	V
Memory supply voltage	V _{DDM}	4.0	V
PLL supply voltage	V _{DDPLL}	1.5	V
I/O supply voltage	V _{DDIO}	-0.2 to 4.0	V
Input voltage	V _{IN}	(GND – 0.2) to 4.0	V
Reference voltage	V _{REF}	4.0	V
Maximum operating temperature	TJ	105	°C
Minimum operating temperature	T _A	-40	°C
Storage temperature range	T _{STG}	-55 to +150	°C

Table 2. Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond 2. the listed limits may affect device reliability or cause permanent damage.

3. Section 3.1. Thermal Design Considerations includes a formula for computing the chip junction temperature (T₁).



ifications

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Rating	Symbol	Value	Unit
Core supply voltage	V _{DDC}	1.14 to 1.26	V
Memory supply voltage	V _{DDM}	2.38 to 2.63	V
PLL supply voltage	V _{DDPLL}	1.14 to 1.26	V
I/O supply voltage	V _{DDIO}	3.14 to 3.47	V
Reference voltage	V _{REF}	1.19 to 1.31	V
Operating temperature range	T _J T _A	maximum: 105 minimum: –40	° °

2.3 Thermal Characteristics

 Table 4 describes thermal characteristics of the MSC7110 for the MAP-BGA package.

				MAP-BGA 17 $ imes$ 17 mm ⁵			
Characteristic		Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit		
Junction-to-ambient ^{1, 2}		R _{θJA}	39	31	°C/W		
Junction-to-ambient, four-layer board ^{1, 3}		R _{θJA}	23	20	°C/W		
Junction-to-board ⁴		tion-to-board ⁴		12		°C/W	
Junction-to-case ⁵		R _{θJC}	7		°C/W		
Junction-to-package-top ⁶			Ψ_{JT}	2		°C/W	
Notes:	1. 2. 3. 4.	Junction temperature is a function of die size temperature, ambient temperature, air flow, resistance. Per SEMI G38-87 and JEDEC JESD51-2 wit Per JEDEC JESD51-6 with the board horizo Thermal resistance between the die and the	power dissipation of th the single layer bo ntal.	other components o	n the board, and boa	rd thermal	
	 5.	the top surface of the board near the package.					
	6.	1012.1). Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.					

Table 4. Thermal Characteristics for MAP-BGA Package

Section 3.1, Thermal Design Considerations explains these characteristics in detail.

2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC7110.

Note: The leakage current is measured for nominal voltage values must vary in the same direction (for example, both V_{DDIO} and V_{DDC} vary by +2 percent or both vary by -2 percent).

Characteristic	Symbol	Min	Typical	Max	Unit	
Core and PLL voltage	V _{DDC} V _{DDPLL}	1.14	1.2	1.26	V	
DRAM interface I/O voltage ¹	V _{DDM}	2.375	2.5	2.625	V	
I/O voltage	V _{DDIO}	3.135	3.3	3.465	V	
DRAM interface I/O reference voltage ²	V _{REF}	$0.49 \times V_{DDM}$	1.25	$0.51 imes V_{DDM}$	V	
DRAM interface I/O termination voltage ³	VTT	V _{REF} – 0.04	V _{REF}	V _{REF} + 0.04	V	
Input high CLKIN voltage	V _{IHCLK}	2.4	3.0	3.465	V	
DRAM interface input high I/O voltage	V _{IHM}	V _{REF} + 0.28	V _{DDM}	V _{DDM} + 0.3	V	
DRAM interface input low I/O voltage	V _{ILM}	-0.3	GND	V _{REF} – 0.18	V	
Input leakage current, $V_{IN} = V_{DDIO}$	I _{IN}	-1.0	0.09	1	μA	
V _{REF} input leakage current	I _{VREF}	_	_	5	μA	
Tri-state (high impedance off state) leakage current, $V_{\text{IN}} = V_{\text{DDIO}}$	I _{OZ}	-1.0	0.09	1	μA	
Signal low input current, $V_{IL} = 0.4 V$	١ _L	-1.0	0.09	1	μA	
Signal high input current, V _{IH} = 2.0 V	I _H	-1.0	0.09	1	μA	
Output high voltage, $I_{OH} = -2$ mA, except open drain pins	V _{OH}	2.0	3.0	_	V	
Output low voltage, I _{OL} = 5 mA	V _{OL}	_	0	0.4	V	
Typical core power ⁵ • at 200 MHz • at 266 MHz (mask set 1M88B only)	P _C		222 293		mW mW	

Table 5. DC Electrical Characteristics

2. V_{REF} must be equal to 50% of V_{DDM} and track V_{DDM} variations as measured at the receiver. Peak-to-peak noise must not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the MSC7110 device. It is the level measured at the far end signal termination. It should be equal to V_{REF} . This rail should track variations in the DC level of V_{REF} .

Output leakage for the memory interface is measured with all outputs disabled, 0 V ≤ V_{OUT} ≤ V_{DDM}.

5. The core power values were measured using a standard EFR pattern at typical conditions (25°C, 200 MHz or 266 MHz, 1.2 V core).

Table 6 lists the DDR DRAM capacitance.

Table 6. DDR DRAM Capacitance

Parameter/Condition	Symbol	Max	Unit
Input/output capacitance: DQ, DQS	C _{IO}	30	pF
Delta input/output capacitance: DQ, DQS	C _{DIO}	30	pF
Note: These values were measured under the following conditions: • $V_{DDM} = 2.5 V \pm 0.125 V$ • f = 1 MHz • $T_A = 25^{\circ}C$ • $V_{OUT} = V_{DDM}/2$ • V_{OUT} (peak to peak) = 0.2 V			



2.5 AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50 Ω transmission line. For any additional pF, use the following equations to compute the delay:

- Standard interface: $2.45 + (0.054 \times C_{load})$ ns
- DDR interface: $1.6 + (0.002 \times C_{load})$ ns

2.5.1 Clock and Timing Signals

The following tables describe clock signal characteristics. **Table 7** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see for the allowable ranges when using the PLL).

Characteristic	Maximu	m in MHz
Characteristic	Mask Set 1L44X	Mask Set 1M88B
Core clock frequency (CLOCK)	200	266
External output clock frequency (CLKO)	50	67
Memory clock frequency (CK, CK)	100	133
TDM clock frequency (TxRCK, TxTCK)	50	67

Table 7. Maximum Frequencies

Table 8. Clock Frequencies in MHz

Characteristic	Symbol	Min	Мах		
Characteristic	Symbol	Min	Mask Set 1L44X	Mask Set 1M88B	
CLKIN frequency	F _{CLKIN}	10	100	100	
CLOCK frequency	F _{CORE}	—	200	266	
CK, CK frequency	F _{CK}	—	100	133	
TDMxRCK, TDMxTCK frequency	F _{TDMCK}	—	50	50	
CLKO frequency	F _{СКО}	—	50	67	
AHB/IPBus/APB clock frequency	F _{BCK}	—	100	133	
Note: The rise and fall time of external clocks should be	5 ns maximum				

Table 9. System Clock Parameters

Characteristic	Min	Мах	Unit
CLKIN frequency	10	100	MHz
CLKIN slope	—	5	ns
CLKIN frequency jitter (peak-to-peak)	—	1000	ps
CLKO frequency jitter (peak-to-peak)	_	150	ps

2.5.2 Configuring Clock Frequencies

This section describes important requirements for configuring clock frequencies in the MSC7110 device when using the PLL block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL):

- PLLDVF field. Specifies the PLL division factor. The output of the divider block is the input to the multiplier block.
- PLLMLTF field. Specifies the PLL multiplication factor. The output from the multiplier block is the VCO.
- RNG field. Selects the available PLL frequency range.
- CKSEL field. Selects the source for the core clock.

There are restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL that affect the allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapter in the *MSC711x Reference Manual* for details on the clock programming model.



2.5.2.1 PLL Multiplier Restrictions

There are two restrictions for correct usage of the PLL block:

- The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10.5–19.5 MHz.
- The output frequency of the PLL multiplier must be in the range 300-600 MHz.

When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet these constraints.

2.5.2.2 Division Factors and Corresponding CLKIN Frequency Range

The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in Table 10.

PLLDVF Field Value	Divide Factor	CLKIN Frequency Range	Comments
0x00	1	10.5 to 19.5 MHz	Pre-Division by 1
0x01	2	21 to 39 MHz	Pre-Division by 2
0x02	3	31.5 to 58.5 MHz	Pre-Division by 3
0x03	4	42 to 78 MHz	Pre-Division by 4
0x04	5	52.5 to 97.5 MHz	Pre-Division by 5
0x05	6	63 to 100 MHz	Pre-Division by 6
0x06	7	73.5 to 100 MHz	Pre-Division by 7
0x07	8	84 to 100 MHz	Pre-Division by 8
0x08	9	94.5 to 100 MHz	Pre-Division by 9
Note: The ma	ximum CLKIN freq	uency is 100 MHz. Therefore, the PL	LDVF value must be in the range from 1–9.

Table 10. CLKIN Frequency Ranges by Divide Factor Value

2.5.2.3 Multiplication Factor Range

The multiplier block output frequency ranges depend on the input clock frequency as shown in Table 11.

Table 11. PLLMLTF Ranges

	Multiplier Block (Loop) Output Range	Minimum PLLMLTF Value	Maximum PLLMLTF Value
	$300 \leq [Pre-Divided Clock \times (PLLMLTF + 1)] \leq 600 \text{ MHz}$	300/Pre-Divided Clock	600/Pre-Divided Clock
Note:	This table results from the allowed range for F _{Loop} . The minim frequency of the Pre-Divided Clock.	um and maximum multiplication fac	ctors are dependent on the

2.5.2.4 Allowed Core Clock Frequency Range

The frequency delivered to the core, extended core, and peripheral depends on the value of the CLKCTRL[RNG] bit as shown in **Table 12**.

Table 12	F _{vco}	Frequency	Ranges
----------	------------------	-----------	--------

CLKCTRL[RNG] Value	Allowed Range of F _{vco}
1	$300 \le F_{vco} \le 600 \text{ MHz}$
0	$150 \le F_{vco} \le 300 \text{ MHz}$
Note: This table results from the	allowed range for F _{vco} , which is F _{Loop} modified by CLKCTRL[RNG].

This bit along with the CKSEL determines the frequency range of the core clock.



CLKC.	TRL[CKSEL]	CLKCTRL[RNG]	Resulting Allowed Range Division of Core Clock Factor Factor		Comments	
	11	1	1	Reserved	Reserved	
	11	0	2	$150 \leq Core_Clk \leq 200 \text{ MHz}$	Limited by range of PLL	
	01	1	2	$150 \leq Core_Clk \leq 200 \text{ MHz}$	Limited by range of PLL	
	01	0	4	$75 \le Core_Clk \le 150 MHz$	Limited by range of PLL	
Note:	e: This table results from the allowed range for F _{OUT} , which depends on clock selected via CLKCTRL[CKSEL].					

Table 13. Resulting Ranges Permitted for the Core Clock

2.5.2.5 Core Clock Frequency Range When Using DDR Memory

The core clock can also be limited by the frequency range of the DDR devices in the system. **Table 14** summarizes this restriction.

DDR Type	Allowed Frequency Range for DDR CK	Corresponding Range for the Core Clock	Comments
DDR 200 (PC-1600)	83–100 MHz	$166 \le core \ clock \le 200 \ MHz$	Core limited to 2 × maximum DDR frequency
DDR 266 (PC-2100)	83–133 MHz	$166 \le core \ clock \le 266 \ MHz$	Core limited to $2 \times maximum DDR$ frequency
DDR 333 (PC-2600)	83–150 MHz	$166 \le core \ clock \le 300 \ MHz$	Core limited to $2 \times maximum DDR$ frequency

Table 14. Core Clock Ranges When Using DDR

2.5.3 Reset Timing

The MSC7110 device has several inputs to the reset logic. All MSC7110 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 15** describes the reset sources.

Table 15. Res	set Sources
---------------	-------------

Name	Direction	Description
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC7110 and configures various attributes of the MSC7110. On PORESET, the entire MSC7110 device is reset. SPLL and DLL states are reset, HRESET is driven, the SC1400 extended core is reset, and system configuration is sampled. The system is configured only when PORESET is asserted.
External Hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC7110. While HRESET is asserted, HRESET is an open-drain output. Upon hard reset, HRESET is driven and the SC1400 extended core is reset.
Software watchdog reset	Internal	When the MSC7110 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor reset	Internal	When the MSC7110 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence.
JTAG EXTEST, CLAMP, or HIGHZ command	Internal	When a Test Access Port (TAP) executes an EXTEST, CLAMP, or HIGHZ command, the TAP logic asserts an internal reset signal that generates an internal soft reset sequence.

Table 16 summarizes the reset actions that occur as a result of the different reset sources.





	Po <u>wer-On Re</u> set (PORESET)	H <u>ard Rese</u> t (HRESET)	S <u>oft Rese</u> t (SRESET)
Reset Action/Reset Source	External only	External or Internal (Software Watchdog or Bus Monitor)	JTAG Command: EXTEST, CLAMP, or HIGHZ
Configuration pins sampled (refer to Section 2.5.3.1 for details).	Yes	No	No
PLL and clock synthesis states Reset	Yes	No	No
HRESET Driven	Yes	Yes	No
Software watchdog and bus time-out monitor registers	Yes	Yes	Yes
Clock synthesis modules (STOPCTRL, HLTREQ, and HLTACK) reset	Yes	Yes	Yes
Extended core reset	Yes	Yes	Yes
Peripheral modules reset	Yes	Yes	Yes

Table 16. Reset Actions for Each Reset Source

2.5.3.1 Power-On Reset (PORESET) Pin

Asserting $\overrightarrow{\text{PORESET}}$ initiates the power-on reset flow. $\overrightarrow{\text{PORESET}}$ must be asserted externally for at least 16 CLKIN cycles after external power to the MSC7110 reaches at least 2/3 V_{DD}.

2.5.3.2 Reset Configuration

The MSC7110 has two mechanisms for writing the reset configuration:

- From a host through the host interface (HDI16)
- From memory through the I²C interface

Five signal levels (see **Chapter 1** for signal description details) are sampled on **PORESET** deassertion to define the boot and operating conditions:

- BM[0–1]
- SWTE
- H8BIT
- HDSP

2.5.3.3 Reset Timing Tables

 Table 17 and Figure 4 describe the reset timing for a reset configuration write.

Table 17. Timing for a Reset Configuration Write

No.	Characteristics	Expression	Unit
1	Required external PORESET duration minimum	16/F _{CLKIN}	clocks
2	Delay from PORESET deassertion to HRESET deassertion	521/F _{CLKIN}	clocks
Note:	Timings are not tested, but are guaranteed by design.		






Figure 4. Timing Diagram for a Reset Configuration Write

2.5.4 **DDR DRAM Controller Timing**

This section provides the AC electrical characteristics for the DDR DRAM interface.


2.5.4.1 **DDR DRAM Input AC Timing Specifications**

Table 18 provides the input AC timing specifications for the DDR DRAM interface.

No.	Parameter		Min	М		
		Symbol		Mask Set 1L44X	Mask Set 1M88B	Unit
_	AC input low voltage	V _{IL}	—	V _{REF} – 0.31	V _{REF} – 0.31	V
—	AC input high voltage	V _{IH}	V _{REF} + 0.31	V _{DDM} + 0.3	V _{DDM} + 0.3	V
201	Maximum Dn input setup skew relative to DQSn input	—	_	1026	900	ps
202	Maximum Dn input hold skew relative to DQSn input	_	_	386	900	ps
Notes:	 Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n + {07}] if 0 ≤ n ≤ 7). See Table 19 for t_{CK} value. Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is 					

Table 18. DDR DRAM Input AC Timing

done internally.







2.5.4.2 DDR DRAM Output AC Timing Specifications

Table 19 and Table 20 list the output AC timing specifications and measurement conditions for the DDR DRAM interface.

			м	in		
No.	Parameter	Symbol	Mask Set 1L44X	Mask Set 1M88B	Мах	Unit
200	CK cycle time, (CK/CK crossing) ¹ • 100 MHz (DDR200) • 133 MHz (DDR266)	^t ск	10 Not applicable	1.0 7.52		ns ns
204	An/RAS/CAS/WE/CKE output setup with respect to CK	^t DDKHAS	$0.5 imes t_{CK} - 2250$	$0.5 imes t_{CK} - 1000$	_	ps
205	An/RAS/CAS/WE/CKE output hold with respect to CK	^t DDKHAX	$0.5 imes t_{CK} - 1250$	$0.5 \times t_{\text{CK}} - 1000$		ps
206	CSn output setup with respect to CK	t _{DDKHCS}	$0.5 \times t_{\text{CK}} - 2250$	$0.5 \times t_{CK} - 1000$		ps
207	CSn output hold with respect to CK	^t DDKHCX	$0.5 imes t_{CK} - 1250$	$0.5 \times t_{\text{CK}} - 1000$		ps
208	CK to DQSn ²	t _{DDKHMH}	-600	-600	600	ps
209	Dn/DQMn output setup with respect to DQSn ³	^t DDKHDS, ^t DDKLDS	$0.25 \times t_{MCK} - 1050$	$0.25 imes t_{CK} - 750$	_	ps
210	Dn/DQMn output hold with respect to DQSn ³	t _{DDKHDX,} t _{DDKLDX}	$0.25 imes t_{CK} - 1050$	$0.25 imes t_{CK} - 750$	_	ps
211	DQSn preamble start ⁴	t _{DDKHMP}	$-0.25 \times t_{CK}$	$-0.25 \times t_{CK}$	_	ps
212	DQSn epilogue end ⁵	^t DDKHME	-600	-600	600	ps

Table 19. DDR DRAM Output AC Timing

Notes: 1. All CK/CK referenced measurements are made from the crossing of the two signals ±0.1 V.

2. t_{DDKHMH} can be modified through the TCFG2[WRDD] DQSS override bits. The DRAM requires that the first write data strobe arrives 75–125% of a DRAM cycle after the write command is issued. Any skew between DQSn and CK must be considered when trying to achieve this 75%–125% goal. The TCFG2[WRDD] bits can be used to shift DQSn by 1/4 DRAM cycle increments. The skew in this case refers to an internal skew existing at the signal connections. By default, the CK/CK crossing occurs in the middle of the control signal (An/RAS/CAS/WE/CKE) tenure. Setting TCFG2[ACSM] bit shifts the control signal assertion 1/2 DRAM cycle earlier than the default timing. This means that the signal is asserted no earlier than 410 ps before the CK/CK crossing and no later than 677 ps after the crossing time; the device uses 1087 ps of the skew budget (the interval from –410 to +677 ps). Timing is verified by referencing the falling edge of CK. See Chapter 10 of the *MSC711x Reference Manual* for details.

3. Determined by maximum possible skew between a data strobe (DQS) and any corresponding bit of data. The data strobe should be centered inside of the data eye.

4. Please note that this spec is in reference to the DQSn first rising edge. It could also be referenced from CK(r), but due to programmable delay of the write strobes (TCFG2[WRDD]), there pre-amble may be extended for a full DRAM cycle. For this reason, we reference from DQSn.

5. All outputs are referenced to the rising edge of CK. Note that this is essentially the CK/DQSn skew in spec 208. In addition there is no real "maximum" time for the epilogue end. JEDEC does not require this is as a device limitation, but simply for the chip to guarantee fast enough write to read turn-around times. This is already guaranteed by the memory controller operation.



Figure 6 shows the DDR DRAM output timing diagram.




Figure 6. DDR DRAM Output Timing Diagram

Figure 7 provides the AC test load for the DDR DRAM bus.




Figure 7. DDR DRAM AC Test Load

Table 20. DDR DRAM Measurement Conditions

		Symbol	DDR DRAM	Unit
V _{TH} ¹			V _{REF} ± 0.31 V	V
V _{OUT} ²			$0.5 imes V_{DDM}$	V
Notes:	1. 2.	Data input threshold measurement point. Data output measurement point.		

2.5.5 TDM Timing

Table 21. TDM Timing

No.	Characteristic	Expression	Min	Max	Units
300	TDMxRCK/TDMxTCK	TC	20.0	—	ns
301	TDMxRCK/TDMxTCK High Pulse Width	0.4 imes TC	8.0	—	ns
302	TDMxRCK/TDMxTCK Low Pulse Width	0.4 imes TC	8.0	—	ns
303	TDM all input Setup time		3.0	—	ns
304	TDMxRD Hold time		3.5	—	ns
305	TDMxTFS/TDMxRFS input Hold time		2.0	—	ns
306	TDMxTCK High to TDMxTD output active		4.0		ns



Table 21. TDM Timing

Characteristic Expression		Min	Max	Units		
TDMxTCK High to TDMxTD output valid		—	14.0	ns		
TDMxTD hold time		2.0	—	ns		
TDMxTCK High to TDMxTD output high impedance		—	10.0	ns		
TDMXTFS/TDMxRFS output valid - 13.5 ns						
TDMxTFS/TDMxRFS output hold time 2.5 — n						
1. Output values are based on 30 pF capacitive load.						
	TDMxTCK High to TDMxTD output valid TDMxTD hold time TDMxTCK High to TDMxTD output high impedance TDMXTFS/TDMxRFS output valid TDMxTFS/TDMxRFS output hold time	TDMxTCK High to TDMxTD output valid TDMxTD hold time TDMxTCK High to TDMxTD output high impedance TDMXTFS/TDMxRFS output valid TDMxTFS/TDMxRFS output hold time	TDMxTCK High to TDMxTD output valid — TDMxTD hold time 2.0 TDMxTCK High to TDMxTD output high impedance — TDMXTFS/TDMxRFS output valid — TDMxTFS/TDMxRFS output hold time 2.5	TDMxTCK High to TDMxTD output valid—14.0TDMxTD hold time2.0—TDMxTCK High to TDMxTD output high impedance—10.0TDMXTFS/TDMxRFS output valid—13.5TDMxTFS/TDMxRFS output hold time2.5—		

2. Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. Refer to the MSC711x Reference Manual for details. TDMxTCK and TDMxRCK are shown using the rising edge.





Figure 8. TDM Receive Signals





2.5.6 HDI16 Signals

Table 22	Host	Interface	(HDI16)	Timing ^{1, 2}
----------	------	-----------	---------	------------------------

No.	Characteristics ³	Mask Set 1L	.44X	Mask Set 1N	Unit	
NO.		Expression	Value	Expression	Value	
40	Host Interface Clock period	T _{HCLK}	Note 1	T _{CORE}	Note 1	ns



ifications

No.	Characteristics ³	Mask Set 1L	44X	Mask Set 1M88B		
	Characteristics	Expression	Value	Expression	Value	
44a	Read data strobe minimum assertion width ⁴ HACK read minimum assertion width	$3.0 imes T_{HCLK}$	Note 11	$2.0 \times T_{CORE} + 9.0$	Note 11	ns
	Read data strobe minimum deassertion width ⁴ HACK read minimum deassertion width	$1.5 imes T_{HCLK}$	Note 11	$1.5 \times T_{CORE}$	Note 11	ns
44c	Read data strobe minimum deassertion width ⁴ after "Last Data Register" reads ^{5,6} , or between two consecutive CVR, ICR, or ISR reads ⁷ HACK minimum deassertion width after "Last Data Register" reads ^{5,6}	2.5 × T _{HCLK}	Note 11	$2.5 imes T_{CORE}$	Note 11	ns
	Write data strobe minimum assertion width ⁸ HACK write minimum assertion width	$1.5 imes T_{HCLK}$	Note 11	$1.5 \times T_{CORE}$	Note 11	ns
	<u>Write</u> data strobe minimum deassertion width ⁸ HACK write minimum deassertion width after ICR, CVR and Data Register writes ⁵	$2.5 imes T_{HCLK}$	Note 11	$2.5 \times T_{CORE}$	Note 11	ns
	Host data input minimum setup time before write data strobe deassertion ⁸ Host data input minimum setup time before HACK write deassertion	_	3.0	_	2.5	ns
48	Host data input minimum hold time after write data strobe deassertion ⁸ Host data input minimum hold time after HACK write deassertion	_	4.0	_	2.5	ns
	Read data strobe minimum assertion to output data active from high impedance ⁴ HACK read minimum assertion to output data active from high impedance	_	1.0	_	1.0	ns
	Read data strobe maximum assertion to output data valid ⁴ HACK read maximum assertion to output data valid	(2.0 × T _{HCLK}) + 8.0	Note 11	(2.0 × T _{CORE}) + 8.0	Note 11	ns
	Read data strobe maximum deassertion to output data high impedance ⁴ HACK read maximum deassertion to output data high impedance	_	8.0	_	9.0	ns
52	Output data minimum hold time after read data strobe deassertion ⁴ Output data minimum hold time after HACK read deassertion	_	1.0	_	1.0	ns
53	HCS[1–2] minimum assertion to read data strobe assertion ⁴	—	0.0	—	0.5	ns
54	HCS[1–2] minimum assertion to write data strobe assertion ⁸	—	0.0	—	0.0	ns
55	HCS[1-2] maximum assertion to output data valid	(2.0 × T _{HCLK}) + 8.0	Note 11	$(2.0 \times T_{CORE}) + 6.0$	Note 11	ns
56	HCS[1–2] minimum hold time after data strobe deassertion ⁹	—	0.0	—	0.5	ns
57	HA[0–3], HRW minimum setup time before data strobe assertion ⁹	—	5.0	—	5.0	ns
58	HA[0–3], HRW minimum hold time after data strobe deassertion ⁹	—	5.0	—	5.0	ns
61	Maximum delay from read data strobe deassertion to host request deassertion for "Last Data Register" read ^{4, 5, 10}	$(3.0 \times T_{HCLK}) + 8.0$	Note 11	$(3.0 \times T_{CORE}) + 6.0$	Note 11	ns
	Maximum delay from write data strobe deassertion to host request deassertion for "Last Data Register" write ^{5,8,10}	(3.0 × T _{HCLK}) + 8.0	Note 11	$(3.0 \times T_{CORE})$ + 6.0	Note 11	ns
	Minimum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1) deassertion to HREQ assertion.	(2.0 × T _{HCLK}) + 1.0	Note 11	(2.0 × T _{CORE}) + 1.0	Note 11	ns
64	Maximum delay from DMA H <u>ACK (</u> OAD=0) or Read/Write data strobe(OAD=1) assertion to HREQ deassertion	(5.0 × T _{HCLK}) + 8.0	Note 11	(5.0 × T _{CORE}) + 6.0	Note 11	ns

Table 22. Host Interface (HDI16) Timing^{1, 2} (continued)



Table 22. Host Interface (HDI16) Timir	ng ^{1, 2} (continued)
--	--------------------------------

No.		Characteristics ³	Mask Set 1L44X		Mask Set 1M88B		Unit			
NO.		Characteristics	Expression	Value	Expression	Value				
Notes:	1.	T _{HCLK} = 2/ (Core Clock). At 200 MHz, T _{HCLK} = 10 ns. T _{COR}	E = core clock period	d. At 266 M	Hz, T _{CORE} = 3.75 n	s.				
	2.	In the timing diagrams below, the controls pins are drawn as								
	3.	$V_{DD} = 3.3 \text{ V} \pm 0.15 \text{ V}; \text{ T}_{J} = -40^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C}, \text{ C}_{L} = 30 \text{ pF} \text{ fo}$	r maximum delay tin	nings and C	$C_{\rm L} = 0 \text{ pF for minimu}$	ım delay ti	mings.			
	4.	The read data strobe is HRD/HRD in the dual data strobe m	node and HDS/HDS	in the single	e data strobe mode.					
	5.	For 64-bit transfers, The "last data register" is the register at address 0x7, which is the last location to be read or written in data transfers. This is RX0/TX0 in the little endian mode (HBE = 0), or RX3/TX3 in the big endian mode (HBE = 1).								
6. This timing is applicable only if a read from the "last data register" is followed by a read from the RXL, RXI without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ/HREQ signal.										
	7.	This timing is applicable only if two consecutive reads from	one of these registe	rs are exec	uted.					
	8.	The write data strobe is HWR in the dual data strobe mode	and HDS in the sing	le data stro	be mode.					
	9.	The data strobe is host read ($\overline{\text{HRD}}$ /HRD) or host write ($\overline{\text{HWF}}$ ($\overline{\text{HDS}}$ /HDS) in the single data strobe mode.	\overline{R}/HWR) in the dual \overline{C}	data strobe	mode and host data	a strobe				
	10.	The host request is HREQ/HREQ in the single host request mode and HRRQ/HRRQ and HTRQ/HTRQ in the double host request mode. HRRQ/HRRQ is deasserted only when HOTX fifo is empty, HTRQ/HTRQ is deasserted only if HORX fifo is full (treat as level Host Request).								
	11.	Compute the value using the expression.								
	12.	For mask set 1M88B, the read and write data strobe minimu and dual data strobe modes is based on timings 57 and 58.		n for non-"la	ast data register" ac	cesses in s	single			

Figure 10 and Figure 11 show HDI16 read signal timing. Figure 12 and Figure 13 show HDI16 write signal timing.




Figure 10. Read Timing Diagram, Single Data Strobe






Figure 11. Read Timing Diagram, Double Data Strobe




Figure 12. Write Timing Diagram, Single Data Strobe






Figure 13. Write Timing Diagram, Double Data Strobe




Figure 14. Host DMA Read Timing Diagram, HPCR[OAD] = 0






Figure 15. Host DMA Write Timing Diagram, HPCR[OAD] = 0



2.5.7 I²C Timing

Na	Characteristic	Fast		
No.	Characteristic	Min	Мах	Unit
450	SCL clock frequency	0	400	kHz
451	Hold time START condition	(Clock period/2) – 0.3	_	μs
452	SCL low period	(Clock period/2) – 0.3	_	μs
453	SCL high period	(Clock period/2) – 0.1	—	μs
454	Repeated START set-up time (not shown in figure)	$2 \times 1/F_{BCK}$	—	μs
455	Data hold time	0	_	μs
456	Data set-up time	250	—	ns
457	SDA and SCL rise time	_	700	ns
458	SDA and SCL fall time	_	300	ns
459	Set-up time for STOP	(Clock period/2) – 0.7	_	μs
460	Bus free time between STOP and START	(Clock period/2) – 0.3	_	μs
Note:	SDA set-up time is referenced to the rising edge of SCL. SD on SDA and SCL is 400 pF.	A hold time is referenced to the fal	ling edge of SCL. Loa	d capacitance

Table 23. I²C Timing




Figure 16. I²C Timing Diagram



2.5.8 UART Timing

No.	Characteristics	Expression	Mask Set 1L44X		Mask Set 1M88B		Unit
		Min	Max	Min	Max		
_	Internal bus clock (APBCLK)	F _{CORE} /2	_	100	_	133	MHz
—	Internal bus clock period (1/APBCLK)	T _{APBCLK}	10.0	—	7.52		ns
400	URXD and UTXD inputs high/low duration	16 × T _{APBCLK}	160.0	—	120.3		ns
401	URXD and UTXD inputs rise/fall time		—	5	—	5	ns
402	UTXD output rise/fall time		—	5		5	ns

Table 24. UART Timing




Figure 17. UART Input Timing




Figure 18. UART Output Timing

2.5.9 EE Timing

Table 25. EE0 Timing

Number			Characteristics	Туре	Min			
65			EE0 input to the core	Asynchronous	4 core clock periods			
66	66		EE0 output from the core	Synchronous to core clock	1 core clock period			
Notes:	1.	The core clock is the SC1400 core clock. The ratio between the core clock and CLKOUT is configured during power-on-reset.						
	2.	Configure the direction of the EE pin in the EE_CTRL register (see the SC1400 Core Reference Manual for details.						
	3.	Refer to Table 15 for details on EE pin functionality.						

Figure 19 shows the signal behavior of the EE pin.




Figure 19. EE Pin Timing



2.5.10 Event Timing

Table 26. EVNT Signal Timing

Number	Characteristics	Туре	Min		
67	EVNT as input	Asynchronous	$1.5 \times APBCLK$ periods		
68	EVNT as output	Synchronous to core clock	1 APBCLK period		
 Notes: 1. Refer to Table 24 for a definition of the APBCLK period. 2. Direction of the EVNT signal is configured through the GPIO and Event port registers. 3. Refer to the MSC711x Reference Manual for details on EVNT pin functionality. 					

Figure 20 shows the signal behavior of the EVNT pin.





Figure 20. EVNT Pin Timing

2.5.11 GPIO Timing

Table 27. GPIO Signal Timing^{1,2,3}

Number		Characteristics	Туре	Min
601		GPI ^{4.5}	Asynchronous	$1.5 \times APBCLK$ periods
602		GPO ⁵	Synchronous to core clock	1 APBCLK period
603		Port A edge-sensitive interrupt	Asynchronous	$1.5 \times APBCLK$ periods
604		Port A level-sensitive interrupt	Asynchronous	$3 \times \text{APBCLK periods}^6$
Notes: 1. 2. 3. 4. 5. 6.	Dire Ref GPI into dep The Lev	a register when the GPA_DR is read. The bendence on the state of the DSP core. It is input and output signals cannot toggle fa	rough the GPIO port registers. tails on GPIO pin functionality. ernally and the minimum listed is the cap he specification is not tested due to the as is guaranteed by design.	synchronous nature of the input and

Figure 21 shows the signal behavior of the GPI/GPO pin.





2.5.12 JTAG Signals

No.	Characteristics	All frequencies		l lucit
		Min	Max	Unit
700	TCK frequency of operation $(1/(T_C \times 3); maximum 22 \text{ MHz})$	0.0	40.0	MHz
701	TCK cycle time	25.0	—	ns
702	TCK clock pulse width measured at $V_{M =} 1.6 V$	11.0	_	ns
703	TCK rise and fall times	0.0	3.0	ns
704	Boundary scan input data set-up time	5.0	_	ns
705	Boundary scan input data hold time	14.0	_	ns
706	TCK low to output data valid	0.0	20.0	ns
707	TCK low to output high impedance	0.0	20.0	ns
708	TMS, TDI data set-up time	5.0	—	ns
709	TMS, TDI data hold time	25.0	—	ns
710	TCK low to TDO data valid	0.0	24.0	ns
711	TCK low to TDO high impedance	0.0	10.0	ns
712	TRST assert time	100.0	—	ns
Note:	All timings apply to OCE module data transfers as the OCE module uses the JTAG port as an interface.			

Table 28. JTAG Timing






Figure 22. Test Clock Input Timing Diagram










Figure 24. Test Access Port Timing Diagram



Figure 25. TRST Timing Diagram

3 Hardware Design Considerations

This section described various areas to consider when incorporating the MSC7110 device into a system design.

3.1 Thermal Design Considerations

An estimation of the chip-junction temperature, T_J, in °C can be obtained from the following:

$$T_J = T_A + (R_{\bigcup JA} \times P_D) \qquad \qquad Eqn. \ I$$

where

 T_A = ambient temperature near the package (°C)

 R_{HJA} = junction-to-ambient thermal resistance (°C/W)

 $P_D = P_{INT} + P_{I/O} =$ power dissipation in the package (W)

 $P_{INT} = I_{DD} \times V_{DD}$ = internal power dissipation (W)

 $P_{I/O}$ = power dissipated from device on output pins (W)

The power dissipation values for the MSC7110 are listed in **Table 4**. The ambient temperature for the device is the air temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. The value that more closely approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a board with internal planes is more appropriate for boards with low power dissipation (less than 0.02 W/cm^2 with natural convection) and well separated components. Based on an estimation of junction temperature using this technique, determine whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the device thermal junction temperature below its maximum. If T_J appears to be too high, either lower the ambient temperature or the power dissipation of the chip.

You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is recommended) or an infrared temperature sensor on a spot on the device case. Use the following equation to determine T_J :

$$T_J = T_T + (\Psi_{JT} \times P_D)$$
 Eqn. 2

where

 T_T = thermocouple (or infrared) temperature on top of the package (°C) Ψ_{JT} = thermal characterization parameter (°C/W) P_D = power dissipation in the package (W)



3.2 **Power Supply Design Considerations**

This section outlines the MSC7110 power considerations: power supply, power sequencing, power planes, decoupling, power supply filtering, and power consumption. It also presents a recommended power supply design and options for low-power consumption. For information on AC/DC electrical specifications and thermal characteristics, refer to **Section 2**.

3.2.1 Power Supply

The MSC7110 requires four input voltages, as shown in Table 29.

Voltage	Symbol	Value
Core	V _{DDC}	1.2 V
Memory	V _{DDM}	2.5 V
Reference	V _{REF}	1.25 V
I/O	V _{DDIO}	3.3 V

Table 29. MSC7110 Voltages

You should supply the MSC7110 core voltage via a variable switching supply or regulator to allow for compatibility with possible core voltage changes on future silicon revisions. The core voltage is supplied with 1.2 V (+5% and -10%) across V_{DDC} and GND and the I/O section is supplied with 3.3 V (\pm 10%) across V_{DDIO} and GND. The memory and reference voltages supply the DDR memory controller block. The memory voltage is supplied with 2.5 V across V_{DDM} and GND. The reference voltage is supplied across V_{REF} and GND and must be between 0.49 × V_{DDM} and 0.51 × V_{DDM}. Refer to the JEDEC standard JESD8 (*Stub Series Terminated Logic for 2.5 Volts* (STTL_2)) for memory voltage supply requirements.

3.2.2 Power Sequencing

One consequence of multiple power supplies is that the voltage rails ramp up at different rates when power is initially applied. The rates depend on the power supply, the type of load on each power supply, and the way different voltages are derived. It is extremely important to observe the power up and power down sequences at the board level to avoid latch-up, forward biasing of ESD devices, and excessive currents, which all lead to severe device damage.

Note: There are five possible power-up/power-down sequence cases. The first four cases listed in the following sections are recommended for new designs. The fifth case is not recommended for new designs and must be carefully evaluated for current spike risks based on actual information for the specific application.



3.2.2.1 Case 1

The power-up sequence is as follows:


- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDC} (1.2 V) supply second.
- 3. Turn on the V_{DDM} (2.5 V) supply third.
- 4. Turn on the V_{REF} (1.25 V) supply fourth (last).

The power-down sequence is as follows:


- 1. Turn off the V_{REF} (1.25 V) supply first.
- 2. Turn off the V_{DDM} (2.5 V) supply second.
- 3. Turn off the V_{DDC} (1.2 V) supply third.
- 4. Turn of the V_{DDIO} (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of V_{DDIO} and V_{DDC} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V_{DDC} and V_{DDM} is less than 10 ms for power-up and power-down.
- Refer to **Figure 26** for relative timing for power sequencing case 1.



Time Figure 26. Voltage Sequencing Case 1



3.2.2.2 Case 2

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDC} (1.2 V) and V_{DDM} (2.5 V) supplies simultaneously (second).
- 3. Turn on the V_{REF} (1.25 V) supply last (third).

Note: Make sure that the time interval between the ramp-up of V_{DDIO} and V_{DDC}/V_{DDM} is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V_{REF} (1.25 V) supply first.
- 2. Turn off the V_{DDM} (2.5 V) supply second.
- 3. Turn off the V_{DDC} (1.2 V) supply third.
- 4. Turn of the V_{DDIO} (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down for V_{DDIO} and V_{DDC} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V_{DDC} and V_{DDM} is less than 10 ms for power-up and power-down.
- Refer to Figure 27 for relative timing for Case 2.




Figure 27. Voltage Sequencing Case 2



3.2.2.3 Case 3

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDC} (1.2 V) supply second.
- 3. Turn on the V_{DDM} (2.5 V) and V_{REF} (1.25 V) supplies simultaneously (third).

Note: Make sure that the time interval between the ramp-up of V_{DDIO} and V_{DDC} is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V_{DDM} (2.5 V) and V_{REF} (1.25 V) supplies simultaneously (first).
- 2. Turn off the V_{DDC} (1.2 V) supply second.
- 3. Turn of the V_{DDIO} (3.3 V) supply third (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down for V_{DDIO} and V_{DDC} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down time for V_{DDC} and V_{DDM} is less than 10 ms for power-up and power-down.
- Refer to Figure 28 for relative timing for Case 3.




Figure 28. Voltage Sequencing Case 3



3.2.2.4 Case 4

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDC} (1.2 V), V_{DDM} (2.5 V), and V_{REF} (1.25 V) supplies simultaneously (second).

Note: Make sure that the time interval between the ramp-up of V_{DDIO} and V_{DDC} is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V_{DDC} (1.2 V), V_{REF} (1.25 V), and V_{DDM} (2.5 V) supplies simultaneously (first).
- 2. Turn of the V_{DDIO} (3.3 V) supply last.

Use the following guidelines:

- Make sure that the time interval between the ramp-up or ramp-down time for V_{DDC} and V_{DDM} is less than 10 ms for power-up and power-down.
- Refer to **Figure 29** for relative timing for Case 4.




Figure 29. Voltage Sequencing Case 4

3.2.2.5 Case 5 (not recommended for new designs)

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDM} (2.5 V) supply second.
- 3. Turn on the V_{DDC} (1.2 V) supply third.
- 4. Turn on the V_{REF} (1.25 V) supply fourth (last).


Note: Make sure that the time interval between the ramp-up of V_{DDIO} and V_{DDM} is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V_{REF} (1.25 V) supply first.
- 2. Turn off the V_{DDC} (1.2 V) supply second.
- 3. Turn off the V_{DDM} (2.5 V) supply third.
- 4. Turn of the V_{DDIO} (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of V_{DDIO} and V_{DDM} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V_{DDC} and V_{DDM} is less than 2 ms for power-up and power-down.
- Refer to Figure 30 for relative timing for power sequencing case 5.





Note: Cases 1, 2, 3, and 4 are recommended for system design. Designs that use Case 5 may have large current spikes on the V_{DDM} supply at startup and is not recommended for most designs. If a design uses case 5, it must accommodate the potential current spikes. Verify risks related to current spikes using actual information for the specific application.

3.2.3 Power Planes

Each power supply pin (V_{DDC} , V_{DDM} , and V_{DDIO}) should have a low-impedance path to the board power supply. Each GND pin should be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the device. The MSC7110 V_{DDC} power supply pins should be bypassed to ground using decoupling capacitors. The capacitor leads and associated printed circuit traces connecting to device power pins and GND should be kept to less than half an inch per capacitor lead. A minimum four-layer board that employs two inner layers as power and GND planes is recommended. See **Section 3.5** for DDR Controller power guidelines.

3.2.4 Decoupling

Both the I/O voltage and core voltage should be decoupled for switching noise. For I/O decoupling, use standard capacitor values of 0.01 μ F for every two to three voltage pins. For core voltage decoupling, use two levels of decoupling. The first level should consist of a 0.01 μ F high frequency capacitor with low effective series resistance (ESR) and effective series inductance (ESL) for every two to three voltage pins. The second decoupling level should consist of two bulk/tantalum decoupling capacitors, one 10 μ F and one 47 μ F, (with low ESR and ESL) mounted as closely as possible to the MSC7110 voltage pins. Additionally, the maximum drop between the power supply and the DSP device should be 15 mV at 1 A.

3.2.5 PLL Power Supply Filtering

The MSC7110 V_{DDPLL} power signal provides power to the clock generation PLL. To ensure stability of the internal clock, the power supplied to this pin should be filtered with capacitors that have low and high frequency filtering characteristics. V_{DDPLL} can be connected to V_{DDC} through a 2 Ω resistor. V_{SSPLL} can be tied directly to the GND plane. A circuit similar to the one shown in **Figure 31** is recommended. The PLL loop filter should be placed as closely as possible to the V_{DDPLL} pin (which are located on the outside edge of the silicon package) to minimize noise coupled from nearby circuits. The 0.01 µF capacitor should be closest to V_{DDPLL}, followed by the 0.1 µF capacitor, the 10 µF capacitor, and finally the 2- Ω resistor to V_{DDC}. These traces should be kept short.




Figure 31. PLL Power Supply Filter Circuits

3.2.6 Power Consumption

You can reduce power consumption in your design by controlling the power consumption of the following regions of the device:

- Extended core. Use the SC1400 Stop and Wait modes by issuing a stop or wait instruction.
- *Clock synthesis module.* Disable the PLL, timer, watchdog, or DDR clocks or disable the CLKO pin.
- AHB subsystem. Freeze or shut down the AHB subsystem using the GPSCTL[XBR_HRQ] bit.
- *Peripheral subsystem.* Halt the individual on-device peripherals such as the DDR memory controller, HDI16, TDM, UART, I²C, and timer modules.

For details, see the "Clocks and Power Management" chapter of the MSC711x Reference Manual.



3.2.7 Power Supply Design

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core voltage V_{DDC} should be implemented. For the memory power supply, regulators are available that take care of all DDR power requirements.

Supply	Symbol	Nominal Voltage	Current Rating
Core	V _{DDC}	1.2 V	1.5 A per device
Memory	V _{DDM}	2.5 V	0.5 A per device
Reference	V _{REF}	1.25 V	10 µA per device
I/O	V _{DDIO}	3.3 V	1.0 A per device

Table 30. Recommended Power	[•] Supply Ratings
-----------------------------	-----------------------------

3.3 Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems:

$$P_{TOTAL} = P_{CORE} + P_{PERIPHERALS} + P_{DDRIO} + P_{IO} + P_{LEAKAGE}$$
 Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$C \times V^2 \times F \times 10^{-3} mW$$
 Eqn. 4

where,

C = load capacitance in pF

V = peak-to-peak voltage swing in V

F = frequency in MHz

3.3.1 Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 200 MHz or 266 MHz. This yields:

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 200 \ MHz \times 10^{-3} = 216 \ mW$$
 Eqn. 5

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 266 \ MHz \times 10^{-3} = 287 \ mW$$
 Eqn. 6

This equation allows for adjustments to voltage and frequency if necessary.



3.3.2 Peripheral Power

Peripherals include the DDR memory controller, DMA controller, HDI16, TDM, UART, timers, GPIOs, and the I²C module. Basic power consumption by each module is assumed to be the same and is computed by using the following equation which assumes an effective load of 20 pF, core voltage swing of 1.2 V, and a switching frequency of 100 MH or 133 MHz. This yields:

$$P_{PERIPHERAL} = 20 \ pF \times (1.2 \ V)^2 \times 100 \ MHz \times 10^{-3} = 2.88 \ mW \ per \ peripheral \qquad Eqn. 7$$

$$P_{PERIPHERAL} = 20 \ pF \times (1.2 \ V)^2 \times 133 \ MHz \times 10^{-3} = 3.83 \ mW \ per \ peripheral \ Eqn. 8$$

Multiply this value by the number of peripherals used in the application to compute the total peripheral power consumption.

3.3.3 External Memory Power

Estimation of power consumption by the DDR memory system is complex. It varies based on overall system signal line usage, termination and load levels, and switching rates. Because the DDR memory includes terminations external to the MSC7110 device, the 2.5 V power source provides the power for the termination, which is a static value of 16 mA per signal driven high. The dynamic power is computed, however, using a differential voltage swing of ± 0.200 V, yielding a peak-to-peak swing of 0.4 V. The equations for computing the DDR power are:

$$P_{DDRIO} = P_{STATIC} + P_{DYNAMIC} \qquad Eqn. 9$$

$$P_{STATIC} = (unused pins \times \% driven high) \times 16 mA \times 2.5 V$$
 Eqn. 10

$$P_{DYNAMIC} = (pin \ activity \ value) \times 20 \ pF \times (0.4 \ V)^2 \times 200 \ MHz \times 10^{-3} \ mW \qquad Eqn. 11$$

$$P_{DYNAMIC} = (pin \ activity \ value) \times 20 \ pF \times (0.4 \ V)^2 \times 266 \ MHz \times 10^{-3} \ mW$$
 Eqn. 12

pin activity value = (active data lines \times % activity \times % data switching) + (active address lines \times % activity) Eqn. 13

As an example, assume the following:

unused pins = 16 (DDR uses 16-pin mode) % driven high = 50% active data lines = 16 % activity = 60% % data switching = 50% active address lines = 3

In this example, the DDR memory power consumption is:

$$P_{DDRIO} = ((16 \times 0.5) \times 16 \times 2.5) + (((16 \times 0.6 \times 0.5) + (3 \times 0.6)) \times 20 \times (0.4)^2 \times 200 \times 10^{-3}) = 324.2 \text{ mW} \qquad Eqn. 14$$

$$P_{DDRIO} = ((16 \times 0.5) \times 16 \times 2.5) + (((16 \times 0.6 \times 0.5) + (3 \times 0.6)) \times 20 \times (0.4)^2 \times 266 \times 10^{-3}) = 326.3 \text{ mW}$$
Eqn. 15

NP

ware Design Considerations

3.3.4 External I/O Power

The estimation of the I/O power is similar to the computation of the peripheral power estimates. The power consumption per signal line is computed assuming a maximum load of 20 pF, a voltage swing of 3.3 V, and a switching frequency of 25 MHz or 33 MHz, which yields:

$$P_{IO} = 20 \ pF \times (3.3 \ V)^2 \times 25 \ MHz \times 10^{-3} = 5.44 \ mW \ per I/O \ line$$
 Eqn. 16

$$P_{IO} = 20 \ pF \times (3.3 \ V)^2 \times 33 \ MHz \times 10^{-3} = 7.19 \ mW \ per I/O \ line$$
 Eqn. 17

Multiply this number by the number of I/O signal lines used in the application design to compute the total I/O power.

Note: The signal loading depends on the board routing. For systems using a single DDR device, the load could be as low as 7 pF.

3.3.5 Leakage Power

The leakage power is for all power supplies combined at a specific temperature. The value is temperature dependent. The observed leakage value at room temperature is 64 mW.

3.3.6 Example Total Power Consumption

Using the examples in this section and assuming four peripherals and 10 I/O lines active, a total power consumption value is estimated as the following:

$$P_{TOTAL} (200 \text{ MHz core}) = 216 + (4 \times 2.88) + 324, 2 + (10 \times 5.44) + 64 = 670.12 \text{ mW}$$
 Eqn. 18

 P_{TOTAL} (266 MHz core) = 287 + (4 × 3.83) + 326.3 + (10 × 7.19) + 64 = 764.52 mW Eqn. 19

3.4 Reset and Boot

This section describes the recommendations for configuring the MSC7110 at reset and boot.

3.4.1 Reset Circuit

HRESET is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For an open-drain output such as **HRESET**, take care when driving many buffers that implement input bus-hold circuitry. The bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller value of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7110 output current, the pull-up value should not be too small (a 1 K Ω pull-up resistor is used in the MSC711xADS reference design).



3.4.2 Reset Configuration Pins

Table 31 shows the MSC7110 reset configuration signals. These signals are sampled at the deassertion (rising edge) of PORESET. For details, refer to the Reset chapter of the *MSC711x Reference Manual*.

Signal	Description	Settings	
BM[1-0]	Determines boot mode.	0	Boot from HDI16 port.
		01	Boot from I2C.
		1x	Reserved.
SWTE	Determines watchdog functionality.	0	Watchdog timer disabled.
		1	Watchdog timer enabled.
HDSP	Configures HDI16 strobe polarity.	0	Host Data strobes active low.
		1	Host Data strobes active high.
H8BIT	Configures HDI16 operation mode.	0	HDI16 port configured for 16-bit operation.
		1	HDI16 port configured for 8-bit operation.

Table 31. Reset Configuration Signals

3.4.3 Boot

After a power-on reset, the PLL is bypassed and the device is directly clocked from the CLKIN pin. Using this input clock, the system initializes using the boot loader program that resides in the internal ROM. After initialization, the DSP core can enable the PLL and start the device operating at a higher speed. The MSC7110 can boot from an external host through the HDI16 or download a user program through the I²C port. The boot operating mode is set by configuring the BM[1–0] signals sampled at the rising edge of PORESET, as shown in **Table 32**.

Table 32. Boot Mode Settings

BM1	BM0	Boot Source
0	0	External host via HDI16 with the PLL disabled.
0	1	I ² C.
1	0	External host via the HDI16 with the PLL enabled.
1	1	Reserved.

3.4.3.1 HDI16 Boot

If the MSC7110 device boots from an external host through the HDI16, the port is configured as follows:

- Operate in Non-DMA mode.
- Operate in polled mode on the device side.
- Operate in polled mode on the external host side.
- External host must write four 16-bit values at a time with the first word as the most significant and the fourth word as the least significant.

When booting from a power-on reset, the HDI16 is additionally configurable as follows:

- 8- or 16-bit mode as specified by the H8BIT pin.
- Data strobe as specified by the HDSP and HDDS pins.

These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these pins is unaffected.

Note: When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bit as for other DSP products.

3.4.3.2 I²C Boot

When the MSC7110 device is configured to boot from the I^2C port, the boot program configures the GPIO pins shared with the I^2C pins as I^2C pins. The I^2C interface is configured as follows:

- I²C in master mode.
- EPROM in slave mode.

For details on the boot procedure, see the "Boot Program" chapter of the MSC711x Reference Manual.

3.5 DDR Memory System Guidelines

MSC7110 devices contain a memory controller that provides a glueless interface to external double data rate (DDR) SDRAM memory modules with Class 2 Series Stub Termination Logic 2.5 V (SSTL_2). There are two termination techniques, as shown in Figure 32. Technique B is the most popular termination technique.




Figure 32. SSTL Termination Techniques

Figure 33 illustrates the power wattage for the resistors. Typical values for the resistors are as follows:

- $RS = 22 \Omega$
- $RT = 24 \Omega$






Figure 33. SSTL Power Value

3.5.1 V_{REF} and V_{TT} Design Constraints

 V_{TT} and V_{REF} are isolated power supplies at the same voltage, with V_{TT} as a high current power source. This section outlines the voltage supply design needs and goals:

- Minimize the noise on both rails.
- V_{TT} must track variation in the V_{REF} DC offsets. Although they are isolated supplies, one possible solution is to use a single IC to generate both signals.
- Both references should have minimal drift over temperature and source supply.
- It is important to minimize the noise from coupling onto V_{REF} as follows:
 - Isolate V_{REF} and shield it with a ground trace.
 - Use 15–20 mm track.
 - Use 20–30 mm clearance between other traces for isolating.
 - Use the outer layer route when possible.
 - Use distributed decoupling to localize transient currents and return path and decouple with an inductance less than 3 nH.
- Max source/sink transient currents of up to 1.8 A for a 32-bit data bus.
- Use a wide island trace on the outer layer:
 - Place the island at the end of the bus.
 - Decouple both ends of the bus.
 - Use distributed decoupling across the island.
 - Place SSTL termination resistors inside the V_{TT} island and ensure a good, solid connection.
- Place the V_{TT} regulator as closely as possible to the termination island.
 - Reduce inductance and return path.
 - Tie current sense pin at the midpoint of the island.

3.5.2 Decoupling

The DDR decoupling considerations are as follows:

- DDR memory requires significantly more burst current than previous SDRAMs.
- In the worst case, up to 64 drivers may be switching states.
- Pay special attention and decouple discrete ICs per manufacturer guidelines.
- Leverage V_{TT} island topology to minimize the number of capacitors required to supply the burst current needs of the termination rail.
- See the Micron DesignLine publication entitled *Decoupling Capacitor Calculation for a DDR Memory Channel* (http://download.micron.com/pdf/pubs/designline/3Q00dll-4.pdf).

3.5.3 General Routing

The general routing considerations for the DDR are as follows:

- All DDR signals must be routed next to a solid reference:
 - For data, next to solid ground planes.
 - For address/command, power planes if necessary.
- All DDR signals must be impedance controlled. This is system dependent, but typical values are 50-60 ohm.
- Minimize other cross-talk opportunities. As possible, maintain at least a four times the trace width spacing between all DDR signals to non-DDR signals.
- Keep the number of vias to a minimum to eliminate additional stubs and capacitance.
- Signal group routing priorities are as follows:
 - DDR clocks.
 - Route MVTT/MVREF.
 - Data group.
 - Command/address.
- Minimize data bit jitter by trace matching.

3.5.4 Routing Clock Distribution

The DDR clock distribution considerations are as follows:

- DDR controller supports six clock pairs:
 - 2 DIMM modules.
 - Up to 36 discrete chips.
- For route traces as for any other differential signals:
 - Maintain proper difference pair spacing.
 - Match pair traces within 25 mm.
- Match all clock traces to within 100 mm.
- Keep all clocks equally loaded in the system.
- Route clocks on inner critical layers.

3.5.5 Data Routing

The DDR data routing considerations are as follows:

- Route each data group (8-bits data + DQS + DM) on the same layer. Avoid switching layers within a byte group.
- Take care to match trace lengths, which is extremely important.
- To make trace matching easier, let adjacent groups be routed on alternate critical layers.
- Pin swap bits within a byte group to facilitate routing (discrete case).
- Tight trace matching is recommended within the DDR data group. Keep each 8-bit datum and its DM signal within ± 25 mm of its respective strobe.
- Minimize lengths across the entire DDR channel:
 - Between all groups maintain a delta of no more than 500 mm.
 - Allows greater flexibility in the design for readjustments as needed.
- DDR data group separation:
 - If stack-up allows, keep DDR data groups away from the address and control nets.
 - Route address and control on separate critical layers.
 - If resistor networks (RNs) are used, attempt to keep data and command lines in separate packages.

3.6 Connectivity Guidelines

This section summarizes the connections and special conditions, such as pull-up or pull-down resistors, for the MSC7110 device. Following are guidelines for signal groups and configuration settings:

- Clock and reset signals.
 - SWTE is used to configure the MSC7110 device and is sampled on the deassertion of PORESET, so it should be tied to V_{DDC} or GND either directly or through pull-up or pull-down resistors until PORESET is deasserted. After PORESET, this signal can be left floating.
 - BM[0–1] configure the MSC7110 device and are sampled until PORESET is deasserted, so they should be tied to V_{DDIO} or GND either directly or through pull-up or pull-down resistors.
 - **HRESET** should be pulled up.
- Interrupt signals. When used, **IRQ** pins must be pulled up.
- HDI16 signals.
 - When they are configured for open-drain, the HREQ/HREQ or HTRQ/HTRQ signals require a pull-up resistor. However, these pins are also sampled at power-on reset to determine the HDI16 boot mode and may need to be pulled down. When these pins must be pulled down on reset and pulled up otherwise, a buffer can be used with the HRESET signal as the enable.
 - When the device boots through the HDI16, the HDDS, HDSP and H8BIT pins should be pulled up or down, depending on the required boot mode settings.
- I^2C signals. The SCL and SDA signals, when programmed for I^2C , requires an external pull-up resistor.
- *General-purpose I/O (GPIO) signals*. An unused GPIO pin can be disconnected. After boot, program it as an output pin.
- Other signals.
 - The $\overline{\mathsf{TEST0}}$ pin must be connected to ground.
 - The TPSEL pin should be pulled up to enable debug access via the EOnCE port and pulled down for boundary scan.
 - Pins labelled NO CONNECT (NC) must not be connected.
 - When a 16-pin double data rate (DDR) interface is used, the 16 unused data pins should be no connects (floating) if the used lines are terminated.
 - Do not connect DBREQ to DONE (as you would for the MSC8101 device). Connect DONE to one of the EVNT pins, and DBREQ to HRRQ.


4 Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Supply Voltage	Package Type	Pin Count	Core Frequency (MHz)	Solder Spheres	Order Number
MSC7110 (mask	1.2 V core 2.5 V mem.	Molded Array Process-Ball Grid Array (MAP-BGA)	400	200	Lead-free	MSC7110VM800
1L44X	3.3 V I/O				Lead-bearing	MSC7110VF800
MSC7110 (mask	1.2 V core 2.5 V mem	Molded Array Process-Ball Grid Array (MAP-BGA)	400	266	Lead-free	MSC7110VM1000
1M88B)	3.3 V I/O				Lead-bearing	MSC7110VF1000



5 Package Information





6 **Product Documentation**

- *MSC711x Reference Manual* (MSC711xRM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC7110 device.
- *SC140/SC1400 DSP Core Reference Manual*. Covers the SC140 and SC1400 core architecture, control registers, clock registers, program control, and instruction set.

7 Revision History

Table 33 provides a revision history for this data sheet.

Table 33.	. Document	Revision	History
-----------	------------	----------	---------

Revision	Date	Description
0	Apr 2004	Initial public release.
1	May 2004	Added ordering information and new package options.
2	Aug. 2004	 Updated clock parameter values. Updated DDR timing specifications. Updated I²C timing specifications.
3	Sep. 2004	 Updated Figures 1-2 and 1-2 to correct HDSP and DBREQ. Corrected EE0 port reference. Updated ball location for HDSP.
4	Jan. 2005	 Added signal HA3. Updated absolute maximum ratings, DDR DRAM capacitance specifications, clock parameters, reset timing, and TDM timing. Added note for timing reference for I²C interface. Expanded GPIO timing information. Corrected pin T20 and K20 signal designation. Corrected signal names to GPAO15 and IRQ2. Expanded design guidelines in Chapter 4.
5	Mar. 2005	 Updated features list. Updated power specifications. Changed CLKIN frequency range. Added clock configuration information. Updated JTAG timings.
6	Apr. 2005	Added recommended power supply ratings and updated equations to estimate power consumption.
7	Oct. 2005	Updated core and total power consumption examples.
8	Dec. 2005	• Added information about signals GPIOA16, GPIOA17, GPIOA27, GPIOA28, and GPIOA29 to signal description and pinout location lists.
9	Nov. 2006	 Updated Reference Manual reference to MSC711x Reference Manual. Updated arrows in Host DMA Writing Timing figure. Updated boot overview.
10	Aug. 2007	 Updated to new data sheet format. Reorganized and renumbered sections, figures, and tables. Added a note to clarify the definition of TCK timing 700 in new Table 31. The power-up and power-down sequences have been expanded to five possible design scenarios/cases. These cases replace the previously recommended power-up/power-down sequence recommendations. The section has been clarified by adding subsection headings.
11	Apr 2008	• Change the PLL filter resistor from 20 Ω to 2 Ω in Section 3.2.5.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MSC7110 Rev. 11 4/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale™, the Freescale logo, CodeWarrior, fieldBIST, and StarCore are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2008. All rights reserved.

