Product data sheet

1 General description

NX20P0408 is a single chip USB data lines protection solution that provides 28V short-to-VBUS protection to system side D+ and D- pins located near VBUS pins.

USB Type-C allows VBUS voltage to increase up to 20V through Power delivery protocol. D+ and D- pins can be shorted to VBUS due to mechanical twisting and sliding of the connector since Type-C connector contact pins are 25% closer to each other than a micro USB connector. Moisture or fine dust may also cause the 20V VBUS pin to be shorted to adjacent pins.

NX20P0408 enables D+/D- to be robust in even abnormal conditions. NX20P0408 is 28V DC tolerant on D+/D- pin in connector side and quickly disconnects switches if the voltage is above overvoltage threshold, protecting D+/D- in system side from high voltage.

2 Features and benefits

- USB Type-C D+/D- short protection to VBUS
 - CON_DP / CON_DN : 28V_{DC}
- Low Rdson switch : 4Ω
- High switch bandwidth = 1.5GHz
- 35V surge protection on CON_DP/CON_DN
- Fast OVP turn off time: 60ns
- · Post-stage clamp circuit to clamp voltage until switch is off.

3 Applications

- Smartphone
- Tablet
- Laptop



4 Ordering information

Table 1. Ordering information


Type number	Topside marking	Package				
		Name	Description	Version		
NX20P0408UK	N08	WLCSP12	Wafer level chip-scale package, 12 bumps; 1.67 mm x 1.27 mm x 0.525 mm body (backside coating included)	SOT1390-7		

4.1 Ordering options

Table 2. Ordering options


Type number	Orderable part number	Package	3	Minimum order quantity	Temperature
NX20P0408UK	NX20P0408UKZ	WLCSP12	REEL 7" Q1/T1 DP CHIPS	4000	T _{amb} = -40 °C to +85 °C


5 Functional diagram



6 Pinning information

6.1 Pinning






6.2 Pin description

Table 3.

Table 3.			
Pin description			
Symbol	Pin	Туре	Description
CON_DP	C1	DIO	Type-C connector side DP. Connect DP of Type-C USB connector.
CON_DN	D1	DIO	Type-C connector side DN. Connect DN of Type-C USB connector.
DP	C2	DIO	System side DP.
DN	D2	DIO	System side DN.
SWEN	D3	DI	USB switch enable/disable control pin. SWEN is driven HIGH to enable USB switch. There is a $460 k\Omega$ internal pulldown resistor, $460 k\Omega$.
VSYS	A3	Р	Power supply input, connect System voltage and bypass 1uF capacitor to GND.
FLAG	C3	DO	Open-drain output indicating fault condition. LOW when Fault condition happen. External pull-up resistor is required.
GND	В3	Р	Ground
NC	A1, A2, B1, B2		No connection. Leave them open.

7 Functional description

NX20P0408 is placed in front of the Type-C connector and protects D+ and D- pins in system side from 20V VBUS short, ESD and surge.



7.1 Power status

When VSYS is below $V_{SYSUVLO}$, NX20P0408 stays in shutdown mode, where bias, switches and all comparators are disabled.

NX20P0408 enters standby mode when VSYS exceed V_{SYSUVLO} . USB switch is controlled by SWEN.

Table 4. Power state


Power state	VSYS	Flag	SWEN	USB Switch
Dead battery	< V _{SYSUVLO}	Hi-Z	х	OFF
Power ON_A	> V _{SYSUVLO}	Hi-Z	LOW	OFF
Power ON_B	> V _{SYSUVLO}	Hi-Z	HIGH	ON

7.2 Overvoltage protection

NX20P0408 has short circuit protection of CON_DP and CON_DN up to 28V. USB switch overvoltage threshold is V_{OVP} to secure turn the switch off and prevent high voltage to USB phy in system side.

Once overvoltage on any channel is detected, the switch is quickly turned off within $t_{\text{OVP_RES}}$, to prevent overvoltage to system side. FLAG pin goes LOW in $t_{\text{FLAG_RES}}$ to inform system of the fault condition. If the voltage of the channel triggered OVP comes down below overvoltage threshold for $t_{\text{OVP_DEB}}$, the switch is turned back on and FLAG pin gets Hi-Z.

Each of the four switches for DP and DN has its own OVP comparator and is controlled by its comparator independently. If DP voltage exceeds OVP threshold, the DP switch is turned off, but the other switches stay ON.



7.3 Post-stage clamp circuit


NX20P0408 has a post-stage clamp circuit to clamp extra voltage on DP and DN in system side. When shorting with VBUS, the voltage on CON_DP and CON_DN is

NX20P0408

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

rapidly increased. Even though NX20P0408 features super fast response for overvoltage condition, the overvoltage may pass through to DP/DN for the response time, 70ns. NX20P0408 post-stage clamp circuit is second protection to clamp the voltage on DP/DN in system side not to exceed Clamping voltage, 7V.



7.4 Flag

The flag pin is an open drain output to indicate device fault condition to application processor. If Fault condition is detected, Flag output is latched to LOW until the fault condition is cleared.


Table 5 shows NX20P0408 fault conditions and its behavior.

Table 5. Fault conditions and behavior

Fault	Condition	SWEN	Flag	USB Switch
Thermal Warning	Tj > T _{OTP}	LOW	LOW	OFF
Thermal Warning	Tj > T _{OTP}	HIGH	LOW	ON
OVP	$V_{CON_Dx} > V_{OVP}$	LOW	Hi-Z	OFF
OVP	$V_{CON_Dx} > V_{OVP}$	HIGH	LOW	OFF

7.5 Switch

NX20P0408 has a pair of USB switches controlled by SWEN when SYS power is valid. The switch bandwidth is 1.5GHz so that it can be used to protect USB D+/D- from overvoltage.



8 Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IO}	input/output voltage	CON_DP, CON_DN	-0.5	28	V
v IO	input/output voltage	DP, DN	-0.5	6	V
VI	input voltage	VSYS	-0.5	6	V
V _O	output voltage	FLAG	-0.5	6	V
Io	output current	CON_DP, CON_DN, DP, DN	-100	+100	mA
T _j	junction temperature		-40	+135	°C
	alastrostatia disabarga valtaga	HBM (JESD22-001)	-2	+2	kV
V _{ESD}	electrostatic discharge voltage	CDM (JESD22-C101E)	-500	+500	V

9 Recommended operating conditions

Table 7. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IO}	input/output voltage	DP, DN, CON_DP, CON_DN	0	4.5	V
V	input voltage	SWEN	0	5.5	V
V _I		VSYS	2.5	5.5	V
V _O	output voltage	FLAG	0	5.5	V
T _{amb}	ambient temperature		-40	85	°C

10 Thermal characteristics

Table 8. Thermal characteristics

Symbol	Parameter	Conditions		Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient		[1] [2]	110	°C/W

The overall $R_{th(j-a)}$ can vary depending on the board layout. To minimize the effective $R_{th(j-a)}$, all pins must have a solid connection to larger Cu layer areas e.g. to the power and ground layer. In multi-layer PCB applications, the second layer should be used to create a large heat spreader area right below the device. If this layer is either ground or power, it should be connected with several vias to the top layer connecting to the device ground or supply. Try not to use any solder-stop varnish under the chip.

This R_{th(j-a)} is calculated based on JEDEX2S2P board. The actual Rth(j-a) value may vary in applications using different layer stacks and layouts.

11 Electrical Characteristics

11.1 Static characteristics

Table 9. Static characteristics

At recommended input voltages and T_{amb} = -40 °C to +85 °C; voltages are referenced to GND (ground = 0 V); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply current	/ Leakage current					'
V _{SYSUVLO}	VSYS Under Voltage Lockout	Falling, 100mV hysteresis	2.14	2.27	2.40	V
ı	Ctandby ourrent	V _{SYS} = 3.6V, SWEN = 0V		32	55.5	μΑ
I _{SYS}	Standby current	V _{SYS} = 3.6V, SWEN = 3.6V		105	170	μΑ
I _{Leak}	Leakage current for DP/DN pins	V _{SYS} = 3.6V, V _{DP/DN} = 3.6V, CON_DP/DN floating			1	μA
USB switcher						
R _{on}	On resistance	V_{SYS} = 3.6V, SWEN = HIGH, DP/DN= 3.6V	-	3.6	5.4	Ω
R _{on_Flat}	On resistance flatness	Sweep DP/DN voltage between 0V and 3.6V		30	150	mΩ
V _{OVP}	OVP threshold on CON_DP/DN	V_{SYS} = 3.6V, SWEN = HIGH, rising	4.6	4.8	5.0	V
V _{OVP_hys}	OVP threshold hysteresis			100		mV
C _{on}	Equivalent on capacitance	Capacitance between Dx / CON_Dx and GND when Powered up. V _{DP/DN} = 0V to 1.2V, f = 240MHz		4.5		pF
BW	3dB Bandwidth	Single ended, 50Ω termination, $V_{DP/DN} = 0.1V$ to $1.2V$		1500		MHz
XTALK	Crosstalk	Swing 1Vpp at 10MHz, measure the other channels with 50mΩ termination		-84		dB

NXP Semiconductors NX20P0408

USB D+/D- protection IC

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CLAMP}	Clamp voltage on system side	Hot plug voltage CON_Dx = $22V$. load $150nF$ cap and 40Ω in series to GND on DP/DN		7		V
FLAG	,		·			,
V _{OL}	Output low voltage	I _{OL} = 5mA			0.3	V
I _{OH}	High level leakage current	V _{FLAG} = 5.5V			1	μΑ
SWEN		'	<u>'</u>			
V _{IH}	Valid input HIGH		1.5			V
V _{IL}	Valid input LOW				0.4	V
R _{PD}	Pull down resistor		350	450	600	kΩ
Over Temperature	e flag					,
T _{OTP}	Over temperature Flag			125		°C
T _{OTP_hys}	Over temperature Flag hysteresis		-	10	-	°C


11.2 Dynamic characteristics

Table 10. Dynamic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Switch Dynami	c Characteristics					
t _{pwrup}	Power up time from Valid power source of VSYS			2.5	5	ms
t _{OVP_res_CC}	OVP response time	Time from OVP trip voltage asserted to OVP FET turn-off	-	60		ns
t _{OVP_res_} SBU	OVP response time	Time from OVP trip voltage asserted to OVP FET turn-off	-	60		ns
${ m t}_{ m OVP_deb}$	Minimum time to exit OVP shutdown, CON_CCx or CON_SBUx voltage should be lower than OVP voltage for this time		-	20		ms
t _{SBU_} ON	SBU switch enable time from SBUEN to HIGH			40	80	us
t _{OTP_deb}	Minimum time to exit over temperature flag	[1]	-	20		ms
t _{FLAG_RES}	Time to FLAG assertion from OVP detected.			5		us
t _{OTP_flag}	Time to Flag from over temperature	[1]		20		us

^[1] Guaranteed by Design

12 Package outline



NX20P0408

USB D+/D- protection IC

13 Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NX20P0408 v.1.1	20190819	Product data sheet	-	NX20P0408 v.1.0

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

NX20P0408

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved

NX20P0408

USB D+/D- protection IC

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NX20P0408

USB D+/D- protection IC

Tables

Tab. 1.	Ordering information2	Tab. 7.	Recommended operating conditions	
Tab. 2.	Ordering options2	Tab. 8.	Thermal characteristics	9
Tab. 3.	4	Tab. 9.	Static characteristics	9
Tab. 4.	Power state6	Tab. 10.	Dynamic characteristics	11
Tab. 5.	Fault conditions and behavior7	Tab. 11.		
Tab. 6.	Limiting values8		•	
	•			
Figur	res			
Eig 1	Plack diagram	Fig. 5	Overveltage protection timing	6
Fig. 1.	Block diagram	•	Overvoltage protection timing	
Fig. 2.	Pin map, bump-side down 3	Fig. 6.	Post-stage clamp operation	
Fig. 3.	Pin map, bump-side up3	Fig. 7.	USB high speed eye diagram of USB swi	tch8
Fig. 4.	NX20P0408 application diagram 5	Fig. 8.	Package outline SOT1390-7 (WLCSP12)	12

Contents

1	General description	1
2	Features and benefits	1
3	Applications	
4	Ordering information	2
4.1	Ordering options	
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	
6.2	Pin description	
7	Functional description	5
7.1	Power status	
7.2	Overvoltage protection	6
7.3	Post-stage clamp circuit	
7.4	Flag	
7.5	Switch	
8	Limiting values	
9	Recommended operating conditions	8
10	Thermal characteristics	
11	Electrical Characteristics	
11.1	Static characteristics	g
11.2	Dynamic characteristics	11
12	Package outline	
13	Revision history	
14	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.