



# P3T1085UK

I<sup>3</sup>C, I<sup>2</sup>C-bus, 0.5 °C accuracy, digital temperature sensor

Rev. 1.0 — 13 December 2022

Product data sheet

## 1 General description

---

P3T1085UK is a temperature-to-digital converter with a -40 °C to +125 °C range. It uses an on-chip band gap temperature sensor and A-to-D conversion technique with overtemperature detection. The device contains a number of data registers, including a Configuration register (Conf) to store the device settings (such as device operation mode), and a temperature register (Temp) to store the digital temp reading, which can be communicated by a controller via the 2-wire serial I<sup>3</sup>C (up to 12.5 MHz) and I<sup>2</sup>C (up to 3.4 MHz) interface.

The I<sup>2</sup>C interface supports up to four target addresses and an alert function which becomes active when the temperature exceeds the programmed limits.

The I<sup>3</sup>C interface supports IBI (In Band Interrupt) where P3T1085UK emits its address into the arbitrated address header on the I<sup>3</sup>C bus to notify the controller of an interrupt. It does not require an additional interrupt pin. P3T1085UK can be configured for different operation conditions. It can be set in normal mode to periodically monitor the ambient temperature, or in shut-down mode to minimize power consumption. The temperature register always stores a 12 bit two's complement data, giving a temperature resolution of 0.0625 °C

## 2 Features and benefits

---

- I<sup>3</sup>C (up to 12.5 MHz) and I<sup>2</sup>C (up to 3.4 MHz) interface
- Supply range: 1.4 V to 3.6 V
- Programmable undertemperature and overtemperature alerts
- Resolution: 12 bits (0.0625 °C)
- Accuracy:
  - 1.4 V < V<sub>CC</sub> < 3.6 V
    - ±0.5 °C (maximum) from -20 °C to +85 °C
    - ±1 °C (maximum) from -40 °C to +125 °C
- Low quiescent current: 6 µA supply current
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Package:
  - WLCSP6, 1.18 mm × 0.84 mm package



### 3 Applications

- Portable devices
- System thermal management
- SSD
- Industrial controllers
- Servers
- PC/Notebook

### 4 Ordering information

Table 1. Ordering information

Type Number	Topside mark	Package		
		Name	Description	Version
P3T1085UK	5	WLCSP6	wafer level chip-size package; 6 bumps; 1.18 mm x 0.84 mm x 0.48 mm (backside coating included)	SOT1380-6

#### 4.1 Ordering options

Table 2. Ordering options

Type Number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
P3T1085UK	P3T1085UKAZ	WLCSP6	Reel 7" Q1/T1 *special mark chips dry pack	3500	T <sub>amb</sub> = -40 °C to +125 °C
	P3T1085UKZ	WLCSP6	Reel 13" Q1/T1 *special mark chips dry pack	15000	T <sub>amb</sub> = -40 °C to +125 °C

## 5 Block diagram




Figure 1. Block diagram of P3T1085UK

## 6 Pinning information

### 6.1 Pinning




Figure 2. Pin configuration for P3T1085UK

### 6.2 Pin description

Table 3. Pin description for WLCSP6

Symbol	Pin	Description
SDA	C2	Digital I/O. I3C/I <sup>2</sup> C-bus serial bidirectional data line

Table 3. Pin description for WLCSP6...continued

Symbol	Pin	Description
SCL	B2	Digital input. I <sup>3</sup> C/I <sup>2</sup> C -bus serial clock
A0	B1	Address pin. Connect to SDA, SCL, V <sub>CC</sub> or GND
GND	A2	Ground. To be connected to the system ground
V <sub>CC</sub>	A1	Power supply
ALERT	C1	Alert open-drain output

## 7 Functional description

### 7.1 General operation

P3T1085UK uses the on-chip band gap sensor to measure the device temperature with the resolution of 0.0625 °C and stores the 12-bit two's complement digital data, resulting from 12-bit A-to-D conversion, into the device Temp register. This Temp register can be read at any time by a controller on the I<sup>3</sup>C/I<sup>2</sup>C -bus. Reading temperature data does not affect the conversion in progress during the read operation. The temperature range is from -40 °C to 125 °C.

P3T1085UK can be set to operate in three modes: one-shot, continuous conversion, or shutdown mode through mode bits M1 and M0, allowing the user flexibility for different mode operations.

### 7.2 I<sup>2</sup>C-bus serial interface

The device can be connected to a compatible 2-wire serial interface Fast-mode and High-speed mode I<sup>2</sup>C-bus as a target device under the control of a controller or controller device, using two device terminals: SCL and SDA. The controller must provide the SCL clock signal and write/read data to/from the device through the SDA terminal. Note that if the I<sup>2</sup>C-bus common pull-up resistors have not been installed as required for I<sup>2</sup>C-bus, an external pull-up resistor, about 5 kΩ, is needed for each of these two terminals. The bus communication protocols are described in [Section 7.7](#).

### 7.3 Target and mode description

#### 7.3.1 Target address

To communicate with the device, the controller must first address target devices via a target address byte. The target address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation. The device features one address pin to allow up to four devices to be addressed on a single bus interface (see [Table 4](#)). The P3T1085UK requires 20 ms (max) after V<sub>CC</sub> ≥ VPOR (1.2 V(max)) to recognize I<sup>2</sup>C/I<sup>3</sup>C command. After that, pin A0 state is sampled with the first legit START condition. Once it is finished, the address is latched to minimize power dissipation associated with detection.

**Table 4. P3T1085UK address table**

No.	Address pin coding	Target address
	A0	
1	GND	1001 000
2	V <sub>CC</sub>	1001 001
3	SDA	1001 010
4	SCL	1001 011

**7.3.2 Alert function: I<sup>2</sup>C only**

The alert function is for I<sup>2</sup>C-bus interface only. In interrupt mode (TM = 1), the ALERT pin can be connected as an SMBus alert signal. When a controller detects an alert condition on the ALERT line, the controller sends an SMBus alert command (00011001) to the bus.

The device acknowledges the SMBus alert command and responds by sending its target address if the ALERT pin is active. The 8th bit (LSB) of the target address byte indicates whether the alert condition is caused by the temperature above T<sub>HIGH</sub> or below T<sub>LOW</sub>. The LSB bit is 1 if the temperature is higher than T<sub>HIGH</sub>. The LSB bit is 0 if the temperature is lower than T<sub>LOW</sub>. See [Figure 15](#) and [Figure 16](#) for details of this sequence.

If multiple devices respond to alert command, arbitration during the target address portion of alert command determines which device wins the arbitration to clear alert status first. The ALERT pin stays active if P3T1085UK loses the arbitration.

**7.3.3 General call**

The general call address is (0000000) if the eighth bit is 0. The device acknowledges the general call and responds to commands in the second byte. The device latches the status of the address pin if the second byte is 00000100. If the second byte is 00000110, the device internal registers are reset to power-up values.

**7.3.4 High-Speed (Hs) Mode**

The controller device must send an SMBus Hs-mode controller code (00001xxx) as the first byte after a start condition to enable the bus to high-speed operation. After receiving the Hs-mode code, P3T1085UK allows SMBus speed up to 3.4 MHz.

**7.3.5 Timeout function**

If the SDA or SCL line is held LOW for longer than t<sub>to</sub> (15 ms minimum; guaranteed at 45 ms maximum), the device resets to the idle state (SDA released) and waits for a new START condition. This ensures that the device never hangs up the bus if there are conflicts in the transmission sequence.

**7.4 I3C-bus serial interface**

P3T1085UK interface includes a MIPI I3C (up to 12.5 MHz) SDR only target interface. The I3C controller controller can assign a dynamic address to P3T1085UK by issuing a Set Dynamic Address from Static Address (SETDASA) CCC command.

7.4.1 Dynamic address assigning flow




Figure 3. Dynamic address assignment flowchart

7.4.2 I3C provisional-ID

The I3C provisional-ID field is a 6-byte read-only (48 bits) word giving the following information:

- 15 bits with the manufacturer name, unique per manufacturer (for example, NXP).
- 1 bit indicating whether the device has a random ID or a structured provisional-ID.
- 16 bits with the device identification, assigned by manufacturer.
- 4 bits providing the device instantiation information, e.g. the address pin binary input.
- 12 bits with the device revision, assigned by manufacturer.

The exact Mipi-I3C provisional-ID composition is shown in [Table 5](#) with detailed data content.

**Table 5. I3C provisional-ID composition**

Manufacturer ID	Non-Random part number	Device ID	Instance ID	Version
BITS[47:33]	BITS[32]	BITS[31:16]	BITS[15:12]	BITS[11:0]
15'h011B 0000 0010 0011 011	0	0001 0101 0010 1001	0000	Refer to <a href="#">Table 6</a>

**Table 6. I3C Provisional-ID BITS[11:0] vs I2C Address**

I2C target address BITS[7:1]	I3C PID BITS[11:0]
1001 000	0000 1001 0000
1001 001	0000 1001 0010
1001 010	0000 1001 0100
1001 011	0000 1001 0110

### 7.4.3 BCR and DCR

The I3C devices shall have a read-only Bus Characterization Register (BCR) and a Device Characterization Register (DCR). These can be read using the GETCBCR and GETDCR CCC.

The BCR contains information describing the device's role and capabilities related to the I3C bus. The content of P3T1085UK is listed in [Table 7](#).

**Table 7. Bus Characterization Register (BCR)**

Bit	Function	Description
BCR[7]	Device role	2'b00: I3C target
BCR[6]		
BCR[5]	Advanced Capabilities	0: Does not support optional advanced capabilities
BCR[4]	Virtual Target Support	0: Is not a Virtual Target and does not expose other downstream Device(s)
BCR[3]	Offline capable	0: device will always react to I3C bus commands
BCR[2]	IBI Payload	0: No data bytes follow the accepted IBI
BCR[1]	IBI Request capable	1: capable
BCR[0]	Maximum data speed limitation	1: Limitation

The DCR describes the device type for the bus controller to assess and assign the dynamic address and use common command codes as listed in [Table 8](#)

**Table 8. Device Characterization Register (DCR)**

Bit [7:0]	Description
0110 0011	Temperature sensor

#### 7.4.4 I3C Common Command Codes (CCC)

MIPI I3C devices listen to and support a number of the Common Command Codes (CCC) to control certain features and behaviors, such as resetting the device, enabling/disabling in-band interrupts or renewing the device dynamic address.

P3T1085UK supports CCCs that allow the controller to control multiple targets through a broadcast command at once or individual targets through direct commands listed in [Table 9](#)

**Table 9. Bus Characterization Register (BCR)**

Common Command Code	CCC type	Command Name	Default setting	Description
0x00	Broadcast	ENEC[1] Enable Events Command	Enabled	Enable Target event driven interrupts
0x06	Broadcast	RSTDAA[1] Reset Dynamic Address Assignment	-	Forget current Dynamic Address and wait for new assignment
0x07	Broadcast	ENTDAA[1] Enter Dynamic Address Assignment	-	Entering Controller initiation of Target Dynamic Address Assignment. Don't participate if the Target already has an Address assigned.
0x80	Direct	ENEC[1] Enable Events Command	enabled	Enable Target event driven interrupts
0x81	Direct	DISEC[1] Disable Events Command	disabled	Disable Target event driven interrupts
0x87	Direct Set	SETDASA[1] Set Dynamic Address from Static Address	-	Controller assigns a Dynamic Address to a target with a known Static Address
0x88	Direct Set	SETNEWDA[1] Set New Dynamic Address	-	Controller assigns a new Dynamic Address to any I3C Target
0x8D	Direct Get	GETPID[1] Get Provisional ID	-	Get the Target's Provisional-ID
0x8E	Direct Get	GETBCR Get Bus Characteristics Register	-	Get a Device's Bus Characteristic Register (BCR)
0x8F	Direct Get	GETDCR Get Device Characteristics Register	-	Get a Device's Device Characteristic Register (DCR)
0x90	Direct Get	GETSTATUS Get Device Status	-	Get Device's operating status
0x9A	Direct	RSTACT Target Reset Action	-	Configure and query Target Reset action and timing

#### 7.4.5 Examples of CCC protocol

##### 7.4.5.1 ENEC/DISEC (Enable/Disable Target Events Command)

The ENEC/DISEC CCC allows the Controller to control when Target-initiated traffic is enabled or disabled on the I3C Bus. This control governs a Target's attempts to request an IBI (ENINT/DISINT), to request Controllership (ENMR/DISMR), or to signify a Hot-Join event (ENHJ/DISHJ).






Figure 4. ENEC/DISEC Format 1: Direct




Figure 5. ENEC/DISEC Format 2: Broadcast

Table 10. Enable Target Events Command Byte Format

Bit	7	6	5	4	3	2	1	0
Symbol	reserved				ENHJ	reserved	ENMR	ENINT

Table 11. Disable Target Events Command Byte Format

Bit	7	6	5	4	3	2	1	0
Symbol	reserved				DISHJ	reserved	DISMR	DISINT

7.4.5.2 RSTDAA (Reset Dynamic Address Assignment)

The RSTDAA Broadcast CCC (Figure 6) indicates to all I3C Devices that the Controller requires them to clear/reset their Controller-assigned Dynamic Address.




Figure 6. RSTDAA format

7.4.5.3 ENTDAAs (Enter Dynamic Address Assignment)

The ENTDAAs Broadcast CCC (Figure 7) indicates to all I3C Devices that the Controller requires them to enter the Dynamic Address Assignment procedure. Target Devices that already have a Dynamic Address assigned shall not respond to this command.




Figure 7. ENTDAAs format

7.4.5.4 SETDASAs (Set Dynamic Address from Static Address)

The SETDASAs Direct CCC (Figure 8) allows the Controller to assign a Dynamic Address to one Target using the Target’s Static Address. The SETDASAs CCC should be used before the ENTDAAs CCC is used.




Figure 8. SETDASAs format

7.4.5.5 SETNEWDAAs (Set New Dynamic Address)

The SETNEWDAAs Direct CCC (Figure 9) allows the I3C Controller to assign a new Dynamic Address to one I3C Target Device. In the Dynamic Address field, the 7 most significant bits (Bits[7:1]) contain the 7-bit Dynamic Address, and the least significant bit (Bit[0]) is filled with the value 1'b0.




Figure 9. SETNEWDA format

7.4.5.6 GETPID (Get Provisioned ID)

The GETPID Direct CCC (Section 7.4.5.6) is a Get request for one I3C Target Device to return its 48-bit Provisioned ID to the Controller. Following transmission of the GETPID CCC, the 48-bit value is transmitted as 6 bytes, with MSB first.




Figure 10. GETPID format

7.4.5.7 GETBCR (Get Bus Characteristics Register)

The GETBCR Direct CCC (Section 7.4.5.7) is a Get request for one I3C Target Device to return its Bus Characteristics Register (BCR) to the Controller, the BCR value is transmitted in one byte, with the MSb transmitted first.




Figure 11. GETBCR format

7.4.5.8 GETDCR (Get Device Characteristics Register)

The GETDCR Direct CCC (Section 7.4.5.8) is a Get request for one I3C Target Device to return its Device Characteristics Register (DCR) to the Controller. The DCR value is transmitted in one byte, with the MSB transmitted first.




Figure 12. GETDCR format

7.4.5.9 GETSTATUS (Get Device Status)

The GETSTATUS Direct CCC (Figure 13) is a Get request for one I3C Target Device to return its current Status. It returns the two-byte format detailed in Table 12.




Figure 13. GETSTATUS format

Table 12. GETSTATUS MSB-LSB Format

Vendor Reserved	Activity Mode	Protocol Error	Reserved	Pending Interrupt
BITS[15:8]	BITS[7:6]	BITS[5]	BITS[4]	BITS[3:0]
0	0	0	0	0

7.4.6 In-Band-Interrupt (IBI)

MIPI I3C supports interrupts from target devices to controllers through the SCL/SDA 2-wire interface. The targets wait for a quiet period in which both SCL and SDA are idle and SDA is held high by a weak pull-up resistor.

At least one target can pull SDA low, so the controller is notified and starts SCL and enables the regular SDA pull-up resistor to enter address arbitration. The falling edge

of SDA followed by a falling edge of SCL is then interpreted by all targets as a start condition.

The target(s) pulling SDA low through an open-drain driver release SDA on the falling SCL edge so it's pulled up to high through the pull-up resistor.

During the following 7 SCL pulses all eligible targets can transmit their dynamic address to the controller. The lowest dynamic address is recognized as the one with the highest priority. Once a target determines that another target is driving a lower address through its open drain output on SDA, it shall refrain from interfering with any further communication on SDA while the current communication continues.

The 7 address bits are followed by RnW = 1 and an ACK driven by the controller (if the controller acknowledges).

### 7.5 Register list

The P3T1085UK contains four data registers beside the pointer register as listed in [Table 13](#). The pointer value, read/write capability and default content at power-up of the registers are also shown in [Table 14](#) and [Table 15](#).

**Table 13. Register table**

Register name	Pointer value	R/W	POR state	Description
Temp	00h	read only	0000h	Temperature register: contains two 8-bit data bytes; to store the measured Temp data.
Conf	01h	R/W	2210h	Configuration register: contains a single 16-bit data byte; to set the device operating condition.
T <sub>LOW</sub>	02h	R/W	B500h	T <sub>LOW</sub> register (read/write)
T <sub>HIGH</sub>	03h	R/W	7FF0h	T <sub>HIGH</sub> register (read/write)

#### 7.5.1 Pointer register

The Pointer register contains an 8-bit data byte, of which the two LSB bits represent the pointer value of the other five registers, and the other five MSB bits are equal to 0, as shown in [Table 14](#) and [Table 15](#). The Pointer register is not accessible to the user, but is used to select the data register for write/read operation by including the pointer data byte in the bus command.

**Table 14. Pointer register**

B7	B6	B5	B4	B3	B2	B[1:0]
0	0	0	0	0	0	pointer value

**Table 15. Pointer value**

B1	B0	Selected register
0	0	Temperature register (Temp, read only)
0	1	Configuration register (read/write)
1	0	T <sub>LOW</sub> register (read/write)
1	1	T <sub>HIGH</sub> register (read/write)

Because the Pointer value is latched into the Pointer register when the bus command (which includes the pointer byte) is executed, a read from the device may or may not include the pointer byte in the statement. To read a register again that has been recently read and the pointer has been preset, the pointer byte does not have to be included. To read a register that is different from the one that has been recently read, the pointer byte must be included. However, a write to the device must always include the pointer byte in the statement. The bus communication protocols are described in [Section 7.7](#).

At power-up, the Pointer value is equal to 000b and the Temp register is selected; users can then read the Temp data without specifying the pointer byte.

Anything not shown in [Table 15](#) is reserved and should not be used.

### 7.5.2 Configuration register

The Configuration register (Conf) is a write/read register and contains an 16-bit non-complement data byte that is used to configure the device for different operation conditions. [Table 16](#) shows the bit assignments of this register.

Table 16. Conf register

Byte	D7	D6	D5	D4	D3	D2	D1	D0
1	ID	CR1	CR0	FH	FL	TM	M1	M0
	0	0	1	0	0	0	1	0
2	POL	0	HYS1	HYS0	0	0	0	0
	0	0	0	1	0	0	0	0

#### 7.5.2.1 Hysteresis Control (HYS1 and HYS0)

HYS1 and HYS0 are the hysteresis control bits to set hysteresis for the limit comparison of P3T1085UK to 0 °C, 1 °C, 2 °C, or 4 °C. The default hysteresis value is 1 °C. [Table 17](#) shows the settings of HYS1 and HYS0.

Table 17. Hysteresis settings

HYS1	HYS0	HYSTERESIS
0	0	0 °C
0	1	1 °C (default)
1	0	2 °C
1	1	4 °C

#### 7.5.2.2 Thermostat Mode (TM)

The thermostat mode (TM) bit shows the device whether P3T1085UK operates in interrupt mode (TM = 1) or comparator mode (TM = 0, default). For details, see [Section 7.5.4](#).

#### 7.5.2.3 Polarity (POL)

If POL = 0, the ALERT is active low. For POL = 1, the ALERT pin is active high, and the state of the ALERT pin is inverted. The default value of POL = 0.

7.5.2.4 Temperature Watchdog Flags (FH and FL)

The temperature watchdog flags (FH and FL) in configuration register indicate the result of comparing the device temperature and temperature limit ( T<sub>HIGH</sub> and T<sub>LOW</sub> ) at the end of every conversion. The T<sub>HIGH</sub> and T<sub>LOW</sub> are stored in temperature limit registers.

- FH = 1 if device temperature is higher than T<sub>HIGH</sub> register’s value.
- FL = 1 if device temperature is lower than T<sub>LOW</sub> register’s value.

If the temperature is within the range set by T<sub>HIGH</sub> and T<sub>LOW</sub> in the temperature limit registers, both FH and FL will be 0. In interrupt mode, FL or FH is set by an under- or overtemperature event; the SMBus ALERT Response only clears the pin and not the flags. To clear both the flags and pin, it is required to read the configuration register

7.5.2.5 Conversion rate ( CR1 and CR0)

CR1 and CR0 are the conversion rate bits to configure the conversion rates of 0.25 Hz, 1 Hz, 4 Hz, or 16 Hz.

The default rate is 1 Hz. The typical conversion time is 7.8 ms. Table 18 shows the settings for CR1 and CR0.

Table 18. Conversion rate settings

CR1	CR0	Conversion rate	I <sub>Q</sub> (typ)
0	0	0.25 Hz	2 μA
0	1	1 Hz (default)	2.1 μA
1	0	4 Hz	2.5 μA
1	1	16 Hz	4 μA

P3T1085UK starts a conversion after power-up or a general-call rest as illustrated in Figure 14. The first result is available after 7.8 ms (typical). The typical active quiescent current during conversion at +25 °C is 15 μA at +25 °C. The typical quiescent current during delay at +25 °C is 1.95 μA.




Figure 14. Conversion start

7.5.3 Temperature register

The Temperature register (Temp) holds the digital result of temperature measurement or monitor at the end of each analog-to-digital conversion. This register is read-only and contains two 8-bit data bytes consisting of one Most Significant Byte (MSByte) and one Least Significant Byte (LSByte). However, only 12 bits of those two bytes are used

to store the Temp data in two's complement format with the resolution of 0.0625 °C. [Table 19](#) and [Table 20](#) show the bit arrangement of the Temp data in the data bytes.

**Table 19. Temperature register - Byte 1**

D7	D6	D5	D4	D3	D2	D1	D0
T11	T10	T9	T8	T7	T6	T5	T4

**Table 20. Temperature register - Byte 2**

D7	D6	D5	D4	D3	D2	D1	D0
T3	T2	T1	T0	0	0	0	0

When reading register Temp, all 16 bits of the two data bytes (MSByte and LSByte) are provided to the bus and all should be collected by the controller for a valid temperature reading. However, only the 11 most significant bits should be used, and the four least significant bits of the LS Byte are zero and should be ignored. One of the ways to calculate the Temp value in °C from the 12-bit Temp data is:

- To convert positive temperatures to a digital data format:  
Divide the temperature by the resolution. Then, convert the result to binary code with a 12-bit, left-justified format, and MSB = 0 to denote a positive sign.  
Example:  $(+75\text{ °C}) / (0.0625\text{ °C/count}) = 1200 = 4B0h = 0100\ 1011\ 0000$ .
- To convert negative temperatures to a digital data format:  
Divide the absolute value of the temperature by the resolution, and convert the result to binary code with a 12-bit, left-justified format. Then, generate the twos complement of the result by complementing the binary number and adding one. Denote a negative number with MSB = 1.  
Example:  $(|-25\text{ °C}|) / (0.0625\text{ °C/count}) = 400 = 190h = 0001\ 1001\ 0000$ . Twos complement format:  $1110\ 0110\ 1111 + 1 = 1110\ 0111\ 0000$

Examples of the Temp data and value are shown in [Table 21](#).

**Table 21. Temperature register value**

Temperature (°C)	ADC value	
	Binary	Hex
127.9375	0111 1111 1111	7FF
127	0111 1111 0000	7F0
100	0110 0100 0000	640
80	0101 0000 0000	500
75	0100 1011 0000	4B0
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
-40	1101 1000 0000	D80



**7.5.4 High- and low-limit registers**

In interrupt mode (TM = 1), the ALERT pin is active when the temperature is above the value in the T<sub>HIGH</sub> register or below the value in the T<sub>LOW</sub> register.

It can be cleared when a read operation of the configuration register occurs or the device responds to the SMBus alert response address successfully. The ALERT pin is also cleared by the general call reset command. The ALERT response to temperature in interrupt mode is illustrated in [Figure 15](#).

In comparator mode (TM = 0), the ALERT pin is active when the temperature is above the value in the T<sub>HIGH</sub> register or below the value in the T<sub>LOW</sub> register.

It can be cleared when the temperature is within the range set by: (T<sub>LOW</sub> + HYS) and (T<sub>HIGH</sub> – HYS)

Where • HYS is the hysteresis set by the hysteresis control bits (HYS1 and HYS0). The ALERT response to temperature in comparator mode is illustrated in [Figure 16](#).


The format for the T<sub>HIGH</sub> and T<sub>LOW</sub> registers are described in [Table 22](#) and [Table 23](#). Power-up (reset) default values are set to maximum T<sub>HIGH</sub> = +127.9375 °C (0x7FF8) and T<sub>LOW</sub> = –75 °C (0xB500). These values ensure that the limit window is set to the maximum at power-up, and the ALERT pin will not become active until the required limit value is set in the register. The data format of T<sub>HIGH</sub> and T<sub>LOW</sub> is the same as that of the temperature register.

**Table 22. Bytes 1 and 2 of T<sub>HIGH</sub> register**

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	H11	H10	H9	H8	H7	H6	H5	H4
BYTE	D7	D6	D5	D4	D3	D2	D1	D0
2	H3	H2	H1	H0	0	0	0	0

**Table 23. Bytes 1 and 2 of T<sub>LOW</sub> register**


BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	L11	L10	L9	L8	L7	L6	L5	L4
BYTE	D7	D6	D5	D4	D3	D2	D1	D0
2	L3	L2	L1	L0	0	0	0	0



aaa-040288

(1) Update T<sub>HIGH</sub> and T<sub>LOW</sub> limit. Read the configuration register to clear the flags and the ALERT pin.

Figure 15. Interrupt mode



aaa-040289

Figure 16. Comparator mode

## 7.6 Functional modes

There are three different modes: shutdown, one-shot, or continuous conversion set by mode bits, M0 and M1.

### 7.6.1 Shutdown mode (M1 = 0, M0 = 0)

In shutdown mode (M1 = 0, M0 = 0) all device circuitry is shut down other than the serial interface. It reduces current consumption to typically 0.2 µA. The device shuts down when current conversion is completed.

### 7.6.2 One-shot mode (M1 = 0, M0 = 1)

When P3T1085UK is in shutdown mode, writing a '01' to the M1 and M0 bits starts one-shot mode (i.e. a single temperature conversion). During the conversion, the M1 and M0 bits read 01. The device goes back to the shutdown state once the single conversion is completed. After the conversion, the M1 and M0 bits read 00. This feature can be used for reducing the power consumption when continuous temperature monitoring is not required.

Using one-shot mode, the device can have a higher conversion rate for fast temperature tracking or a lower conversion rate for power saving.

A complete one-shot period takes 20 ms (max), including active conversion and other process time. It means the temperature registers will be updated 20 ms (max) after a one-shot command is received. Reading the temperature registers can take place in less than 20 µs.

To perform the one-shot mode, the P3T1085UK must be in shutdown mode. If entering shutdown mode (i.e. writing a '00' to M1 & M0) from continuous conversion mode (M1=1), it requires a 12 ms (max) delay to acknowledge the first one-shot command.

### 7.6.3 Continuous conversion mode (M1 = 1)

In continuous conversion mode (M1 = 1), the conversion rate bits (CR1 and CR0 in the configuration register) determine the conversion rate. The device finishes a single conversion then goes to standby and waits for the delay set by CR1 and CR0 bit. See [Table 18](#) for CR1 and CR0 settings.

## 7.7 Protocols for writing and reading the registers

The communication between the host and the device must strictly follow the rules as defined by the I<sup>2</sup>C-bus management. The protocols for device register read/write operations are illustrated in [Figure 17](#) to [Figure 22](#) together with the following definitions:

1. Before a communication, the I<sup>2</sup>C-bus must be free or not busy. It means that the SCL and SDA lines must both be released by all devices on the bus, and they become HIGH by the bus pull-up resistors.
2. The host must provide SCL clock pulses necessary for the communication. Data is transferred in a sequence of 9 SCL clock pulses for every 8-bit data byte followed by 1-bit status of the acknowledgment.
3. During data transfer, except the START and STOP signals, the SDA signal must be stable while the SCL signal is HIGH. It means that the SDA signal can be changed only during the LOW duration of the SCL line.
4. S: START signal, initiated by the host to start a communication, the SDA goes from HIGH to LOW while the SCL is HIGH.
5. RS: RE-START signal, same as the START signal, to start a read command that follows a write command.
6. P: STOP signal, generated by the host to stop a communication, the SDA goes from LOW to HIGH while the SCL is HIGH. The bus becomes free thereafter.

7. W: write bit, when the write/read bit = LOW in a write command.
8. R: read bit, when the write/read bit = HIGH in a read command.
9. A: device acknowledge bit, returned by the device. It is LOW if the device works properly and HIGH if not. The host must release the SDA line during this period in order to give the device the control on the SDA line.
10. A': controller acknowledge bit, not returned by the device, but set by the controller or host in reading 2-byte data. During this clock period, the host must set the SDA line to LOW in order to notify the device that the first byte has been read for the device to provide the second byte onto the bus.
11. NA: Not Acknowledge bit. During this clock period, both the device and host release the SDA line at the end of a data transfer, the host is then enabled to generate the STOP signal.
12. In a write protocol, data is sent from the host to the device and the host controls the SDA line, except during the clock period when the device sends the device acknowledgment signal to the bus.
13. In a read protocol, data is sent to the bus by the device and the host must release the SDA line during the time that the device is providing data onto the bus and controlling the SDA line, except during the clock period when the controller sends the controller acknowledgment signal to the bus.
14. For best temperature accuracy both temperature bytes should be read as shown in [Figure 21](#) and [Figure 22](#) but for a quick less accurate check/reduce bus transmission than only one byte, the MSByte, must be read as shown in [Figure 19](#).




Figure 17. Write configuration register (1-byte data)




Figure 18. Read configuration register including pointer byte (1-byte data)




Figure 19. Read configuration or temp register with preset pointer (1-byte data)




Figure 20. Write register (2-byte data)




Figure 21. Read register including pointer byte (2-byte data)




Figure 22. Read register with preset pointer (2-byte data)

## 8 Application design-in information

### 8.1 Typical application




Figure 23. P3T1085UK I3C-bus typical application




Figure 24. P3T1085UK I<sup>2</sup>C-bus typical application

### 8.2 Temperature accuracy

Because the local channel of the temperature sensor measures its own die temperature that is transferred from its body, the temperature of the device body must be stabilized and saturated for it to provide the stable readings. Because the device operates at a low-power level, the thermal gradient of the device package has a minor effect on the measurement.

The accuracy of the measurement is more dependent upon the definition of the environment temperature, which is affected by different factors: the printed-circuit board on which the device is mounted; the air flow contacting the device body (if the ambient air temperature and the printed-circuit board temperature are much different, then the

measurement may not be stable because of the different thermal paths between the die and the environment).

The stabilized temperature liquid of a thermal bath provides the best temperature environment when the device is completely dipped into it. A thermal probe with the device mounted inside a sealed-end metal tube located in consistent temperature air also provides a good method of temperature measurement.

### 8.3 Noise effect

The device design includes the implementation of basic features for a good noise immunity:

- The 20 ns low-pass filter on both the bus pins SCL and SDA.
- The hysteresis of the threshold voltages to the bus input signals SCL and SDA, about 200 mV minimum.

However, good layout practices and extra noise filters are recommended when the device is used in a very noisy environment:

- Use decoupling capacitors at V<sub>CC</sub> pin.
- Keep the digital traces away from switching power supplies.
- Apply proper terminations for the long board traces.
- Add capacitors to the SCL and SDA lines to increase the low-pass filter characteristics.

## 9 Limiting values

Table 24. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.3	+4.0	V
V <sub>I</sub>	input voltage	SCL, A0 at V <sub>CC</sub> = -0.3 V to +4 V	-0.3	+4.0	V
		SDA, ALERT at V <sub>CC</sub> = +1.4 V to +4 V	-0.3	V <sub>CC</sub> + 0.3 V & ≤ 4.0 V	V
		SDA, ALERT at V <sub>CC</sub> = 0 V	-0.3	+4.0	V
V <sub>I</sub>	input voltage	at input pins	-0.3	+4.0	V
I <sub>I</sub>	input current	at input pins	-5.0	+5.0	mA
V <sub>O</sub>	output voltage	at output pin	-0.3	+4.0	V
T <sub>oper</sub>	operating temperature		-40	+125	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>j</sub>	junction temperature		-	+150	°C
V <sub>ESD</sub>	electrostatic discharge voltage	Human Body Model (HBM) JS-001-2017; all pins	-2000	+2000	V
		Charge Device Model (CDM) JS-002-2018; all pins	-1000	+1000	V

**9.1 Thermal characteristics**

**Table 25. Thermal characteristics**

Symbol	Parameter	Value (typ) <sup>[1]</sup>	Unit
θJA	Junction-to-ambient thermal resistance	135.5	°C/W
θJC(top)	Junction-to-case(top) thermal resistance	1.8	°C/W
θJB	Junction-to-board thermal resistance	25	°C/W
ΨJT	Junction-to-top characterization parameter	7	°C/W
ΨJB	Junction-to-board characterization parameter	20.3	°C/W

[1] P3T1085UK power dissipation is less than 1 mW. (See [Table 27](#) for IQ vs different conditions.) The self-heating is neglectable.

**10 Recommended operating conditions**

**Table 26. Recommended operating characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CC</sub>	supply voltage		1.4	-	3.6	V
V <sub>I</sub>	input voltage	SCL, A0	0	-	3.6	V
		SDA, ALERT at V <sub>CC</sub> = +1.4 V to +3.6 V	0	-	V <sub>CC</sub> + 0.3 & ≤ 3.6	V
		SDA, ALERT at V <sub>CC</sub> = 0 V	0	-	3.6 <sup>[1]</sup>	V
V <sub>O</sub>	output voltage	digital pins	0	-	V <sub>CC</sub> <sup>[2]</sup>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C

[1] Allows the system to turn off P3T1085UK V<sub>CC</sub> and keep I<sup>2</sup>C/I3C bus V<sub>CC</sub> active for power management.  
 [2] For push-pull, the V<sub>O</sub> max = V<sub>CC</sub>. For open-drain, the pull-up V<sub>O</sub> max = 3.6 V

**11 Static characteristics**

**Table 27. Static characteristics**

V<sub>CC</sub> = 1.4 V to 3.6 V; T<sub>amb</sub> = -40 °C to +125 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
T <sub>acc</sub>	temperature accuracy	T = -20 °C to + 85 °C , 1.4 V ≤ V <sub>CC</sub> ≤ 3.6 V	-0.5	-	+0.5	°C
		T = -40 °C to +125 °C 1.4 V ≤ V <sub>CC</sub> ≤ 3.6 V	-1	-	+1	°C
T <sub>res</sub>	temperature resolution	12-bit digital temp data	-	0.0625	-	°C
t <sub>conv</sub> (T)	temperature conversion time	One-shot mode	-	7.8	12	ms



Table 27. Static characteristics...continued

$V_{CC} = 1.4\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+125\text{ °C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit	
Con <sub>MOD</sub>	conversion modes	CR1 = 0, CR0 = 0		0.25		Conv/s	
		CR1 = 0, CR0 = 1 (default)		1		Conv/s	
		CR1 = 1, CR0 = 0		4		Conv/s	
		CR1 = 1, CR0 = 1		16		Conv/s	
V <sub>POR</sub>	power-on reset voltage		-	-	1.2	V	
t <sub>act</sub>	active time	I <sup>2</sup> C/I <sup>2</sup> C-bus active after $V_{CC} \geq V_{POR}$	-	-	20	ms	
I <sub>Q</sub>	Quiescent current	I <sup>2</sup> C bus inactive, CR1 = 0, CR0 = 1 (default), $V_{CC} = 1.8\text{ V}$ , $T_{amb} = 25\text{ °C}$		2.1	3.5	μA	
		I <sup>2</sup> C bus inactive, CR1 = 0, CR0 = 1 (default), $V_{CC} = 1.8\text{ V}$ , $-40\text{ °C to }+85\text{ °C}$			5.5	μA	
		I <sup>2</sup> C bus inactive, CR1 = 0, CR0 = 1 (default), $V_{CC} = 1.8\text{ V}$ , $-40\text{ °C to }+125\text{ °C}$				13	μA
		I <sup>2</sup> C bus active, SCL frequency = 400 kHz, CR1 = 0, CR0 = 1 (default)		10		μA	
		I <sup>2</sup> C bus active, SCL frequency = 3.4 MHz, CR1 = 0, CR0 = 1 (default)		80		μA	
I <sub>SD</sub>	Shutdown current	I <sup>2</sup> C bus inactive, $V_{CC} = 1.8\text{ V}$ , $T_{amb} = 25\text{ °C}$		0.2	1.0	μA	
		I <sup>2</sup> C bus active, SCL frequency = 400 kHz		8		μA	
		I <sup>2</sup> C bus active, SCL frequency = 3.4MHz		75		μA	
V <sub>IH</sub>	HIGH-level input voltage	digital pins (SCL, SDA and A0)	$0.7 \times V_{CC}$	-		V	
V <sub>IL</sub>	LOW-level input voltage	digital pins		-	$0.3 \times V_{CC}$	V	
I <sub>in</sub>	input current	digital pins; $0\text{ V} < V_{IN} < V_{CC} + 0.3$ at $T_{amb} = 25\text{ °C}$	-		1	μA	
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} > 2\text{ V}$ ; $I_{OL} = 3\text{ mA}$	-	-	0.4	V	
		$V_{CC} < 2\text{ V}$ ; $I_{OL} = 3\text{ mA}$	-	-	$0.2 \times V_{CC}$	V	
R <sub>ALERT</sub>	ALERT internal pullup resistor	ALERT to $V_{CC}$		100	130	kΩ	
C <sub>I</sub>	input capacitance	digital pins	-	-	10	pF	

[1] Typical values are at  $V_{CC} = 1.8\text{ V}$  and  $T_{amb} = 25\text{ °C}$ , or values as specified for custom part number




Figure 25. Supply current versus temperature (bus inactive; one conversion per second)




Figure 26. Shutdown current versus temperature




Figure 27. Supply current versus conversion rates and temperature ( $V_{CC}=1.8V$ , bus inactive)




Figure 28. One-shot conversion time vs temperature




Figure 29. HIGH-level input current versus temperature; digital pins




Figure 30. Accuracy vs temperature (V<sub>CC</sub> = 1.4 V to 3.6 V)

## 12 Dynamic characteristics

Table 28. I<sup>2</sup>C-bus interface dynamic characteristics

$V_{CC} = 1.4\text{ V to }3.6\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+125\text{ °C}$ , unless otherwise specified. These specifications are guaranteed by design and not tested in production.

Symbol	Parameter	Conditions	Fast Mode		High speed mode		Unit
			Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency, $V_{CC} \geq 1.8\text{ V}$	see <a href="#">Figure 31</a>	0.001	0.4	0.001	3.4	MHz
	SCL clock frequency, $V_{CC} < 1.8\text{ V}$		0.001	0.4	0.001	2.5	MHz
t <sub>HIGH</sub>	HIGH period of the SCL clock,		600	-	60	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock, $V_{CC} \geq 1.8\text{ V}$		1300	-	160	-	ns
	LOW period of the SCL clock, $V_{CC} < 1.8\text{ V}$		1300	-	260	-	ns
t <sub>HD;STA</sub>	hold time (repeated) START condition		600	-	160	-	ns
t <sub>SU;DAT</sub>	data set-up time, $V_{CC} \geq 1.8\text{ V}$		100	-	10	-	ns
	data set-up time, $V_{CC} < 1.8\text{ V}$		100	-	45	-	ns
t <sub>HD;DAT</sub>	data hold time, $V_{CC} \geq 1.8\text{ V}$		-	900	-	70	ns
	data hold time, $V_{CC} < 1.8\text{ V}$		-	900	-	130	ns
t <sub>SU;STO</sub>	set-up time for STOP condition		0.6	-	0.16	-	µs
t <sub>r</sub> , t <sub>f(SCL)</sub>	Clock Rise/fall time		-	300	-	40	ns
t <sub>r</sub> , t <sub>f(SDA)</sub>	Data Rise/fall time		-	300	-	80	ns
t <sub>r</sub>	Clock/data rise time	SCL ≤ 100 kHz	-	1000	-	-	ns




Figure 31. Timing diagram

Table 29. I3C-bus interface dynamic characteristics

$V_{CC} = 1.4\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+125\text{ °C}$ , unless otherwise specified. These specifications are guaranteed by design and not tested in production.

Symbol	Parameter	Min	Typ	Max	Unit
<b>I3C Open Drain Timing Parameters</b>					
t <sub>HIGH</sub>	HIGH period of the SCL clock			41	ns
t <sub>LOW_OD</sub>	LOW period of the SCL clock	200		-	ns
t <sub>DIG_H</sub>	Logic HIGH period of the SCL clock	32		t <sub>HIGH</sub> + t <sub>CF</sub>	ns

**Table 29. I3C-bus interface dynamic characteristics...continued**

$V_{CC} = 1.4\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+125\text{ °C}$ , unless otherwise specified. These specifications are guaranteed by design and not tested in production.

Symbol	Parameter	Min	Typ	Max	Unit
t <sub>DIG_OD_L</sub>	Logic LOW period of the SCL clock	t <sub>LOW_ODmin</sub> + t <sub>fDA_ODmin</sub>			ns
t <sub>fDA_OD</sub>	Fall time of SDA	t <sub>CF</sub>		21	ns
t <sub>SU_OD</sub>	SDA setup time during Open-Drain mode	3			ns
t <sub>CAS</sub>	Clock after Start condition	38.4n			s
t <sub>CBP</sub>	Clock before Stop condition	t <sub>CASmin</sub> /2			s
t <sub>MMoverlap</sub>	Current Controller to Secondary Controller Overlap time during handoff	t <sub>DIG_OD_Lmin</sub>			ns
t <sub>AVAL</sub>	Bus available condition	20			µs
t <sub>IDLE</sub>	Bus idle condition	1			ms
t <sub>MMLock</sub>	Time Interval Where New Controller Not Driving SDA Low	t <sub>AVALmin</sub>			µs
<b>I3C Push_Pull Timing Parameters</b>					
f <sub>SCL</sub>	SCL clock frequency	0.01	9.8	10	MHz
t <sub>HIGH</sub>	HIGH period of the SCL clock	24		-	ns
t <sub>LOW</sub>	LOW period of the SCL clock	57		-	ns
t <sub>DIG_H</sub>	Logic HIGH period of the SCL clock	32		-	ns
t <sub>DIG_L</sub>	Logic LOW period of the SCL clock	65		-	ns
t <sub>DIG_H_MIXED</sub>	Logic HIGH period of the SCL clock for mixed bus	32		-	ns
t <sub>HIGH_MIXED</sub>	HIGH period of the SCL clock for mixed bus	24		-	ns
t <sub>SCO</sub>	Clock in to Data Out for Target			42	ns
t <sub>CR</sub>	fall time of SCL signal	-	150/f <sub>SCL</sub>		ns
t <sub>CF</sub>	fall time of SCL signal	-	150/f <sub>SCL</sub>		ns
t <sub>HD_PP</sub>	SDA signal Data Hold in Push-Pull mode	0		-	ns
t <sub>SU_PP</sub>	SDA signal Data setup in Push-Pull mode	3		-	ns
t <sub>CASr</sub>	Clock after repeated Start(Sr)	t <sub>CASmin</sub>		-	ns
t <sub>CBSr</sub>	Clock before repeated Start(Sr)	t <sub>CASmin</sub> /2		-	ns
C <sub>b</sub>	Capacitive load per Bus Line(SCL/SDA)	-		50	pF

**Table 30. I3C-bus interface dynamic characteristics**

$V_{CC} = 1.8\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+125\text{ °C}$ , unless otherwise specified. These specifications are guaranteed by design and not tested in production.

Symbol	Parameter	Min	Typ	Max	Unit
<b>I3C Open Drain Timing Parameters</b>					
t <sub>HIGH</sub>	HIGH period of the SCL clock			41	ns
t <sub>LOW_OD</sub>	LOW period of the SCL clock	200		-	ns

**Table 30. I3C-bus interface dynamic characteristics...continued**

$V_{CC} = 1.8\text{ V}$ ;  $T_{amb} = -40\text{ °C}$  to  $+125\text{ °C}$ , unless otherwise specified. These specifications are guaranteed by design and not tested in production.

Symbol	Parameter	Min	Typ	Max	Unit
t <sub>DIG_H</sub>	Logic HIGH period of the SCL clock	32		t <sub>HIGH</sub> + t <sub>CF</sub>	ns
t <sub>DIG_OD_L</sub>	Logic LOW period of the SCL clock	t <sub>LOW_ODmin</sub> + t <sub>rDA_ODmin</sub>			ns
t <sub>rDA_OD</sub>	Fall time of SDA	t <sub>CF</sub>		16	ns
t <sub>SU_OD</sub>	SDA setup time during Open-Drain mode	3			ns
t <sub>CAS</sub>	Clock after Start condition	38.4n			s
t <sub>CBP</sub>	Clock before Stop condition	t <sub>CASmin</sub> /2			s
t <sub>MMoverlap</sub>	Current Controller to Secondary Controller Overlap time during handoff	t <sub>DIG_OD_Lmin</sub>			ns
t <sub>AVAL</sub>	Bus available condition	20			µs
t <sub>IDLE</sub>	Bus idle condition	1			ms
t <sub>MMLock</sub>	Time Interval Where New Controller Not Driving SDA Low	t <sub>AVALmin</sub>			µs
<b>I3C Push_Pull Timing Parameters</b>					
f <sub>SCL</sub>	SCL clock frequency	0.01	12.5	12.9	MHz
t <sub>HIGH</sub>	HIGH period of the SCL clock	24		-	ns
t <sub>LOW</sub>	LOW period of the SCL clock	38		-	ns
t <sub>DIG_H</sub>	Logic HIGH period of the SCL clock	32		-	ns
t <sub>DIG_L</sub>	Logic LOW period of the SCL clock	42		-	ns
t <sub>DIG_H_MIXED</sub>	Logic HIGH period of the SCL clock for mixed bus	32		-	ns
t <sub>HIGH_MIXED</sub>	HIGH period of the SCL clock for mixed bus	24		-	ns
t <sub>SCO</sub>	Clock in to Data Out for Target			28	ns
t <sub>CR</sub>	fall time of SCL signal	-	150/f <sub>SCL</sub>		ns
t <sub>CF</sub>	fall time of SCL signal	-	150/f <sub>SCL</sub>		ns
t <sub>HD_PP</sub>	SDA signal Data Hold in Push-Pull mode	0		-	ns
t <sub>SU_PP</sub>	SDA signal Data setup in Push-Pull mode	3		-	ns
t <sub>CASr</sub>	Clock after repeated Start(Sr)	t <sub>CASmin</sub>		-	ns
t <sub>CBSr</sub>	Clock before repeated Start(Sr)	t <sub>CASmin</sub> /2		-	ns
C <sub>b</sub>	Capacitive load per Bus Line(SCL/SDA)	-		50	pF

**Table 31. I3C-bus interface dynamic characteristics**

$V_{CC} = 3.6\text{ V}$ ;  $T_{amb} = -40\text{ °C}$  to  $+125\text{ °C}$ , unless otherwise specified. These specifications are guaranteed by design and not tested in production.


Symbol	Parameter	Min	Typ	Max	Unit
<b>I3C Open Drain Timing Parameters</b>					
t <sub>HIGH</sub>	HIGH period of the SCL clock			41	ns

Table 31. I3C-bus interface dynamic characteristics...continued


$V_{CC} = 3.6\text{ V}$ ;  $T_{amb} = -40\text{ °C}$  to  $+125\text{ °C}$ , unless otherwise specified. These specifications are guaranteed by design and not tested in production.

Symbol	Parameter	Min	Typ	Max	Unit
$t_{LOW\_OD}$	LOW period of the SCL clock	200		-	ns
$t_{DIG\_H}$	Logic HIGH period of the SCL clock	32		$t_{HIGH} + t_{CF}$	ns
$t_{DIG\_OD\_L}$	Logic LOW period of the SCL clock	$t_{LOW\_ODmin}$ + $t_{rDA\_ODmin}$			ns
$t_{rDA\_OD}$	Fall time of SDA	$t_{CF}$		12	ns
$t_{SU\_OD}$	SDA setup time during Open-Drain mode	3			ns
$t_{CAS}$	Clock after Start condition	38.4n			s
$t_{CBP}$	Clock before Stop condition	$t_{CASmin}/2$			s
$t_{MMoverlap}$	Current Controller to Secondary Controller Overlap time during handoff	$t_{DIG\_OD\_Lmin}$			ns
$t_{AVAL}$	Bus available condition	20			µs
$t_{IDLE}$	Bus idle condition	1			ms
$t_{MMLock}$	Time Interval Where New Controller Not Driving SDA Low	$t_{AVALmin}$			µs
<b>I3C Push_Pull Timing Parameters</b>					
$f_{SCL}$	SCL clock frequency	0.01	12.5	12.9	MHz
$t_{HIGH}$	HIGH period of the SCL clock	24		-	ns
$t_{LOW}$	LOW period of the SCL clock	24		-	ns
$t_{DIG\_H}$	Logic HIGH period of the SCL clock	32		-	ns
$t_{DIG\_L}$	Logic LOW period of the SCL clock	32		-	ns
$t_{DIG\_H\_MIXED}$	Logic HIGH period of the SCL clock for mixed bus	32		-	ns
$t_{HIGH\_MIXED}$	HIGH period of the SCL clock for mixed bus	24		-	ns
$t_{SCO}$	Clock in to Data Out for Target			12	ns
$t_{CR}$	fall time of SCL signal	-	$150/f_{SCL}$		ns
$t_{CF}$	fall time of SCL signal	-	$150/f_{SCL}$		ns
$t_{HD\_PP}$	SDA signal Data Hold in Push-Pull mode	0		-	ns
$t_{SU\_PP}$	SDA signal Data setup in Push-Pull mode	3		-	ns
$t_{CASr}$	Clock after repeated Start(Sr)	$t_{CASmin}$		-	ns
$t_{CBSr}$	Clock before repeated Start(Sr)	$t_{CASmin}/2$		-	ns
$C_b$	Capacitive load per Bus Line(SCL/SDA)	-		50	pF





13 Package outline



## 14 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”.

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 34](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 32](#) and [Table 33](#)

**Table 32. SnPb eutectic process (from J-STD-020D)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 33. Lead-free process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 34](#).




For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

15 Soldering: PCB footprint

WLCSP-6 I/O  
1.18 X 0.84 X 0.455 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1380-6



PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 04 DEC 2020

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01666D	REVISION: A	
--	------------------------	--------------------------------	----------------	--

Figure 35. SOT1380-6 (WLCSP6) solder mask opening pattern

WLCSP-6 I/O  
1.18 X 0.84 X 0.455 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1380-6



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 04 DEC 2020

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01666D	REVISION: A	
--	------------------------	--------------------------------	----------------	--

Figure 36. SOT1380-6 (WLCSP6) I/O pads and solderable area

WLCSP-6 I/O  
1.18 X 0.84 X 0.455 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1380-6



RECOMMENDED STENCIL THICKNESS 0.1

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 04 DEC 2020

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01666D	REVISION: A	
--	------------------------	--------------------------------	----------------	--

Figure 37. SOT1380-6 (WLCSP6) solder paste stencil



WLCSP-6 I/O  
1.18 X 0.84 X 0.455 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT1380-6

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
4. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM C.
5. DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 04 DEC 2020

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01666D	REVISION: A	
--	------------------------	--------------------------------	----------------	--

Figure 38. SOT1380-6 (WLCSP6) soldering notes

## 16 Abbreviations

Table 34. Abbreviations

Acronym	Description
A-to-D	Analog-to-Digital
CDM	Charged Device Model
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
LSB	Least Significant Bit
LSByte	Least Significant Byte
MSB	Most Significant Bit
MSByte	Most Significant Byte
PCB	Printed-Circuit Board
POR	Power-On Reset
SMD	Solder Mask Defined

## 17 Revision history

Table 35. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
P3T1085UK v.1.0	20221213	Product data sheet	-	-

## 18 Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 18.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 18.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

## 18.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

## Tables

Tab. 1.	Ordering information	2	Tab. 17.	Hysteresis settings	14
Tab. 2.	Ordering options	2	Tab. 18.	Conversion rate settings	15
Tab. 3.	Pin description for WLCSP6	3	Tab. 19.	Temperature register - Byte 1	16
Tab. 4.	P3T1085UK address table	5	Tab. 20.	Temperature register - Byte 2	16
Tab. 5.	I <sup>3</sup> C provisional-ID composition	7	Tab. 21.	Temperature register value	16
Tab. 6.	I <sup>3</sup> C Provisional-ID BITS[11:0] vs I <sup>2</sup> C Address	7	Tab. 22.	Bytes 1 and 2 of THIGH register	17
Tab. 7.	Bus Characterization Register (BCR)	7	Tab. 23.	Bytes 1 and 2 of TLOW register	17
Tab. 8.	Device Characterization Register (DCR)	7	Tab. 24.	Limiting values	23
Tab. 9.	Bus Characterization Register (BCR)	8	Tab. 25.	Thermal characteristics	24
Tab. 10.	Enable Target Events Command Byte Format	9	Tab. 26.	Recommended operating characteristics	24
Tab. 11.	Disable Target Events Command Byte Format	9	Tab. 27.	Static characteristics	24
Tab. 12.	GETSTATUS MSB-LSB Format	12	Tab. 28.	I <sup>2</sup> C-bus interface dynamic characteristics	29
Tab. 13.	Register table	13	Tab. 29.	I <sup>3</sup> C-bus interface dynamic characteristics	29
Tab. 14.	Pointer register	13	Tab. 30.	I <sup>3</sup> C-bus interface dynamic characteristics	30
Tab. 15.	Pointer value	13	Tab. 31.	I <sup>3</sup> C-bus interface dynamic characteristics	31
Tab. 16.	Conf register	14	Tab. 32.	SnPb eutectic process (from J-STD-020D)	36
			Tab. 33.	Lead-free process (from J-STD-020D)	36
			Tab. 34.	Abbreviations	42
			Tab. 35.	Revision history	42

## Figures

Fig. 1.	Block diagram of P3T1085UK	3	Fig. 22.	Read register with preset pointer (2-byte data)	21
Fig. 2.	Pin configuration for P3T1085UK	3	Fig. 23.	P3T1085UK I <sup>3</sup> C-bus typical application	22
Fig. 3.	Dynamic address assignment flowchart	6	Fig. 24.	P3T1085UK I <sup>2</sup> C-bus typical application	22
Fig. 4.	ENEC/DISEC Format 1: Direct	9	Fig. 25.	Supply current versus temperature (bus inactive; one conversion per second)	26
Fig. 5.	ENEC/DISEC Format 2: Broadcast	9	Fig. 26.	Shutdown current versus temperature	26
Fig. 6.	RSTDAA format	9	Fig. 27.	Supply current versus conversion rates and temperature (VCC=1.8V, bus inactive)	27
Fig. 7.	ENTDAA format	10	Fig. 28.	One-shot conversion time vs temperature	27
Fig. 8.	SETDASA format	10	Fig. 29.	HIGH-level input current versus temperature; digital pins	28
Fig. 9.	SETNEWDA format	11	Fig. 30.	Accuracy vs temperature (VCC = 1.4 V to 3.6 V)	28
Fig. 10.	GETPID format	11	Fig. 31.	Timing diagram	29
Fig. 11.	GETBCR format	11	Fig. 32.	I <sup>3</sup> C timing diagram	33
Fig. 12.	GETDCR format	12	Fig. 33.	SOT1380-6 (WLCSP6) package outline	34
Fig. 13.	GETSTATUS format	12	Fig. 34.	Temperature profiles for large and small components	37
Fig. 14.	Conversion start	15	Fig. 35.	SOT1380-6 (WLCSP6) solder mask opening pattern	38
Fig. 15.	Interrupt mode	18	Fig. 36.	SOT1380-6 (WLCSP6) I/O pads and solderable area	39
Fig. 16.	Comparator mode	18	Fig. 37.	SOT1380-6 (WLCSP6) solder paste stencil	40
Fig. 17.	Write configuration register (1-byte data)	20	Fig. 38.	SOT1380-6 (WLCSP6) soldering notes	41
Fig. 18.	Read configuration register including pointer byte (1-byte data)	20			
Fig. 19.	Read configuration or temp register with preset pointer (1-byte data)	21			
Fig. 20.	Write register (2-byte data)	21			
Fig. 21.	Read register including pointer byte (2-byte data)	21			

Contents

<b>1</b>	<b>General description</b> .....	<b>1</b>	7.6.3	Continuous conversion mode (M1 = 1) .....	19
<b>2</b>	<b>Features and benefits</b> .....	<b>1</b>	7.7	Protocols for writing and reading the registers .....	19
<b>3</b>	<b>Applications</b> .....	<b>2</b>	<b>8</b>	<b>Application design-in information</b> .....	<b>22</b>
<b>4</b>	<b>Ordering information</b> .....	<b>2</b>	8.1	Typical application .....	22
4.1	Ordering options .....	2	8.2	Temperature accuracy .....	22
<b>5</b>	<b>Block diagram</b> .....	<b>3</b>	8.3	Noise effect .....	23
<b>6</b>	<b>Pinning information</b> .....	<b>3</b>	<b>9</b>	<b>Limiting values</b> .....	<b>23</b>
6.1	Pinning .....	3	9.1	Thermal characteristics .....	24
6.2	Pin description .....	3	<b>10</b>	<b>Recommended operating conditions</b> .....	<b>24</b>
<b>7</b>	<b>Functional description</b> .....	<b>4</b>	<b>11</b>	<b>Static characteristics</b> .....	<b>24</b>
7.1	General operation .....	4	<b>12</b>	<b>Dynamic characteristics</b> .....	<b>29</b>
7.2	I2C-bus serial interface .....	4	<b>13</b>	<b>Package outline</b> .....	<b>34</b>
7.3	Target and mode description .....	4	<b>14</b>	<b>Soldering of SMD packages</b> .....	<b>35</b>
7.3.1	Target address .....	4	14.1	Introduction to soldering .....	
7.3.2	Alert function: I2C only .....	5	14.2	Wave and reflow soldering .....	
7.3.3	General call .....	5	14.3	Wave soldering .....	
7.3.4	High-Speed (Hs) Mode .....	5	14.4	Reflow soldering .....	
7.3.5	Timeout function .....	5	<b>15</b>	<b>Soldering: PCB footprint</b> .....	<b>38</b>
7.4	I3C-bus serial interface .....	5	<b>16</b>	<b>Abbreviations</b> .....	<b>42</b>
7.4.1	Dynamic address assigning flow .....	6	<b>17</b>	<b>Revision history</b> .....	<b>42</b>
7.4.2	I3C provisional-ID .....	6	<b>18</b>	<b>Legal information</b> .....	<b>43</b>
7.4.3	BCR and DCR .....	7			
7.4.4	I3C Common Command Codes (CCC) .....	8			
7.4.5	Examples of CCC protocol .....	8			
7.4.5.1	ENEC/DISEC (Enable/Disable Target Events Command) .....	8			
7.4.5.2	RSTDAA (Reset Dynamic Address Assignment) .....	9			
7.4.5.3	ENTDAA (Enter Dynamic Address Assignment) .....	10			
7.4.5.4	SETDASA (Set Dynamic Address from Static Address) .....	10			
7.4.5.5	SETNEWDA (Set New Dynamic Address) .....	10			
7.4.5.6	GETPID (Get Provisioned ID) .....	11			
7.4.5.7	GETBCR (Get Bus Characteristics Register) .....	11			
7.4.5.8	GETDCR (Get Device Characteristics Register) .....	12			
7.4.5.9	GETSTATUS (Get Device Status) .....	12			
7.4.6	In-Band-Interrupt (IBI) .....	12			
7.5	Register list .....	13			
7.5.1	Pointer register .....	13			
7.5.2	Configuration register .....	14			
7.5.2.1	Hysteresis Control (HYS1 and HYS0) .....	14			
7.5.2.2	Thermostat Mode (TM) .....	14			
7.5.2.3	Polarity (POL) .....	14			
7.5.2.4	Temperature Watchdog Flags (FH and FL) .....	15			
7.5.2.5	Conversion rate ( CR1 and CR0) .....	15			
7.5.3	Temperature register .....	15			
7.5.4	High- and low-limit registers .....	17			
7.6	Functional modes .....	18			
7.6.1	Shutdown mode (M1 = 0, M0 = 0) .....	19			
7.6.2	One-shot mode (M1 = 0, M0 = 1) .....	19			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.