
## INTEGRATED CIRCUITS



Product data Supersedes data of 2002 Oct 28

2003 Jan 24



Product data

#### DESCRIPTION

The devices are Single-Chip 8-Bit Microcontrollers manufactured in an advanced CMOS process and are derivatives of the 80C51 microcontroller family. The instruction set is 100% compatible with the 80C51 instruction set.

The devices support 6-clock/12-clock mode selection by programming an OTP bit (OX2) using parallel programming. In addition, an SFR bit (X2) in the clock control register (CKCON) also selects between 6-clock/12-clock mode.

The devices also have four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits.

The added features of the P87C51RA2/RB2/RC2/RD2 make it a powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control.

#### FEATURES

- 80C51 Central Processing Unit
  - 8 kbytes OTP (87C51RA2)
  - 16 kbytes OTP (87C51RB2)
- 32 kbytes OTP (87C51RC2)
- 64 kbytes OTP (87C51RD2)
- 512 byte RAM (87C51RA2/RB2/RC2)
- 1 kbyte RAM (87C51RD2)
- Boolean processor
- Fully static operation
- Low voltage (2.7 V to 5.5 V at 16 MHz) operation
- 12-clock operation with selectable 6-clock operation (via software or via parallel programmer)
- Memory addressing capability
  - Up to 64 kbytes ROM and 64 kbytes RAM
- Power control modes:
  - Clock can be stopped and resumed
  - Idle mode
  - Power-down mode

- CMOS and TTL compatible
- Two speed ranges at V<sub>CC</sub> = 5 V
  - 0 to 30 MHz with 6-clock operation
  - 0 to 33 MHz with 12-clock operation
- Parallel programming with 87C51 compatible hardware interface to programmer
- RAM expandable externally to 64 kbytes
- Programmable Counter Array (PCA)
  - PWM
  - Capture/compare
- PLCC, LQFP, or DIP package
- Extended temperature ranges
- Dual Data Pointers
- Security bits (3 bits)
- Encryption array 64 bytes
- Seven interrupt sources
- 4 interrupt priority levels
- Four 8-bit I/O ports
- Full-duplex enhanced UART
  - Framing error detection
  - Automatic address recognition
- Three 16-bit timers/counters T0, T1 (standard 80C51) and additional T2 (capture and compare)
- Programmable clock-out pin
- Asynchronous port reset
- Low EMI (inhibit ALE, slew rate controlled outputs, and 6-clock mode)
- Wake-up from Power Down by an external interrupt

### Product data

## P87C51RA2/RB2/RC2/RD2


### SELECTION TABLE

Туре		Mem	ory	_		Tim	ers		II	Sei nterf		5										
	RAM	ROM	ОТР	Flash	# of Timers	PWM	PCA	MD	UART	12C	CAN	SPI	ADC bits/ch.	I/O Pins	Interrupts (Ext.)/Levels	Program Security	Default Clock Rate	Optional Clock Rate	Reset active Iow/high?	Max. Freq. at 6-clk / 12-clk (MHz)	Freq. Range at 3V (MHz)	Freq. Range at 5V (MHz)
P87C51RD2	1K	-	64K	-	4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	-	-	-	-	32	7(2)/4	$\checkmark$	12-clk	6-clk	Н	30/33	0-16	0-30/33
P87C51RC2	512B	-	32K	-	4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	-	-	-	-	32	7(2)/4	V	12-clk	6-clk	Н	30/33	0-16	0-30/33
P87C51RB2	512B	-	16K	-	4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	-	-	-	-	32	7(2)/4	$\checkmark$	12-clk	6-clk	Н	30/33	0-16	0-30/33
P87C51RA2	512B	-	8K	-	4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	-	-	-	-	32	7(2)/4	$\checkmark$	12-clk	6-clk	Н	30/33	0-16	0-30/33

#### **ORDERING INFORMATION**


PHILIPS (EXCEPT NORTH AMERICA)	МЕМС	DRY	TEMPERATURE RANGE	VOLTAGE RANGE	DWG #
PART ORDER NUMBER	OTP	RAM	(°C) AND PACKAGE		DWG #
P87C51RA2BA	8 KB	512B	0 to +70, PLCC	2.7 to 5.5 V	SOT187-2
P87C51RA2FA	8 KB	512B	-40 to +85, PLCC	2.7 to 5.5 V	SOT187-2
P87C51RA2BBD	8 KB	512B	0 to +70, LQFP	2.7 to 5.5 V	SOT389-1
P87C51RB2BA	16 KB	512B	0 to +70, PLCC	2.7 to 5.5 V	SOT187-2
P87C51RB2FA	16 KB	512B	-40 to +85, PLCC	2.7 to 5.5 V	SOT187-2
P87C51RB2BBD	16 KB	512B	0 to +70, LQFP	2.7 to 5.5 V	SOT389-1
P87C51RB2BN	16 KB	512B	0 to +70, DIP40	2.7 to 5.5 V	SOT129-1
P87C51RB2FN	16 KB	512B	-40 to +85, DIP40	2.7 to 5.5 V	SOT129-1
P87C51RC2BA	32 KB	512B	0 to +70, PLCC	2.7 to 5.5 V	SOT187-2
P87C51RC2FA	32 KB	512B	-40 to +85, PLCC	2.7 to 5.5 V	SOT187-2
P87C51RC2BBD	32 KB	512B	0 to +70, LQFP	2.7 to 5.5 V	SOT389-1
P87C51RC2BN	32 KB	512B	0 to +70, DIP40	2.7 to 5.5 V	SOT129-1
P87C51RC2FN	32 KB	512B	-40 to +85, DIP40	2.7 to 5.5 V	SOT129-1
P87C51RD2BA	64 KB	1 KB	0 to +70, PLCC	2.7 to 5.5 V	SOT187-2
P87C51RD2FA	64 KB	1 KB	-40 to +85, PLCC	2.7 to 5.5 V	SOT187-2
P87C51RD2BBD	64 KB	1 KB	0 to +70, LQFP	2.7 to 5.5 V	SOT389-1
P87C51RD2FBD	64 KB	1 KB	-40 to +85, LQFP	2.7 to 5.5 V	SOT389-1
P87C51RD2BN	64 KB	1 KB	0 to +70, DIP40	2.7 to 5.5 V	SOT129-1

### **BLOCK DIAGRAM 1**




## P87C51RA2/RB2/RC2/RD2

### **BLOCK DIAGRAM (CPU-ORIENTED)**




### LOGIC SYMBOL




### PINNING

#### Plastic Dual In-Line Package




### **Plastic Leaded Chip Carrier**



P87C51RA2/RB2/RC2/RD2

### **Plastic Quad Flat Pack**



## P87C51RA2/RB2/RC2/RD2

### **PIN DESCRIPTIONS**

	Р	IN NUMBE	R		
MNEMONIC	PDIP	PLCC	LQFP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	20	22	16	I	Ground: 0 V reference.
V <sub>CC</sub>	40	44	38	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	39–32	43–36	37–30	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	1–8	2–9	40–44, 1–3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups on all pins. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ).
					Alternate functions for P87C51RA2/RB2/RC2/RD2 Port 1 include:
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout (see Programmable Clock-Out)
	2	3	41	1	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
	3	4	42		ECI (P1.2): External Clock Input to the PCA
	4	5	43	I/O	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0
	5	6	44	I/O	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1
	6	7	1	I/O	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2
	7	8	2	I/O	CEX3 (P1.6): Capture/Compare External I/O for PCA module 3
	8	9	3	I/O	CEX4 (P1.7): Capture/Compare External I/O for PCA module 4
P2.0–P2.7	21–28	24–31	18–25	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 3 also serves the special features of the P87C51RA2/RB2/RC2/RD2, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	1	INTO (P3.2): External interrupt
	13	15	9		INT1 (P3.3): External interrupt
	14	16	10		T0 (P3.4): Timer 0 external input
	15	17	11		T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .
ALE	30	33	27	0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted twice every machine cycle, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.

## P87C51RA2/RB2/RC2/RD2

MNEMONIC	Р	IN NUMBE	R	ТҮРЕ	NAME AND FUNCTION
WINEMONIC	PDIP	PLCC	LQFP		NAME AND FUNCTION
PSEN	29	32	26	0	<b>Program Store Enable:</b> The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	29	I	<b>External Access Enable/Programming Supply Voltage:</b> EA must be externally held low to enable the device to fetch code from external program memory locations. If EA is held high, the device executes from internal program memory. The value on the EA pin is latched when RST is released and any subsequent changes have no effect. This pin also receives the programming supply voltage (V <sub>PP</sub> ) during programming.
XTAL1	19	21	15	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

### NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin (other than  $V_{PP}$ ) must not be higher than  $V_{CC}$  + 0.5 V or less than  $V_{SS}$  – 0.5 V.

Product data

#### SPECIAL FUNCTION REGISTERS

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	ADDRES	S, SYMB	OL, OR A	LTERNAT	IVE POR	T FUNCT	ION LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-	-	-	-	-	EXTRAM	AO	xxxxxx00B
AUXR1#	Auxiliary 1	A2H	_	_	-	-	GF2	0	_	DPS	xxxxxxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CCAP0H#	Module 0 Capture High	FAH									хххххххВ
CCAP1H#	Module 1 Capture High	FBH									хххххххВ
CCAP2H#	Module 2 Capture High	FCH									xxxxxxxB
CCAP3H# CCAP4H#	Module 3 Capture High	FDH FEH									xxxxxxxB
CCAP4H# CCAP0L#	Module 4 Capture High Module 0 Capture Low	EAH									xxxxxxxxB xxxxxxxxB
CCAP1L#	Module 1 Capture Low	EBH									xxxxxxxB
CCAP2L#	Module 2 Capture Low	ECH									xxxxxxxB
CCAP3L#	Module 3 Capture Low	EDH									xxxxxxxB
CCAP4L#	Module 4 Capture Low	EEH									хххххххВ
CCAPM0#	Module 0 Mode	DAH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM1#	Module 1 Mode	DBH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM2#	Module 2 Mode	DCH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM3#	Module 3 Mode	DDH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM4#	Module 4 Mode	DEH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x000000B
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*#	PCA Counter Control	D8H	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000B
CH#	PCA Counter High	F9H									00H
CKCON# CL#	Clock control PCA Counter Low	8FH E9H	_	-	-	-	_	_	-	X2	x0000000B 00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF	00xxx000B
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H	AF	AE	AD	AC	AB	AA	A9	A8	00H 00H
IE*	Interrupt Enable 0	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H
			BF	BE	BD	BC	BB	BA	B9	B8	1
IP*	Interrupt Priority	B8H	_	PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			B7	B6	B5	B4	B3	B2	B1	B0	1
IPH#	Interrupt Priority High	B7H	_	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	1
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	1
P3*	Port 3	B0H	RD	WR	T1	T0	INT1	<b>INTO</b>	TxD	RxD	FFH
											1
PCON# <sup>1</sup>	Power Control	87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	00xxx000B

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

1. Reset value depends on reset source.

### SPECIAL FUNCTION REGISTERS (Continued)

SYMBOL	DESCRIPTION	DIRECT	BIT	ADDRES	S, SYMB	OL, OR A	LTERNAT	VE POR	T FUNCT	ION	RESET
STIVIBOL	DESCRIPTION	ADDRESS	MSB							LSB	VALUE
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	F1	P	00000000B
RCAP2H#	Timer 2 Capture High	СВН	01	710	10		1100	01			00H
RCAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									хххххххВ
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	СС	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	C9H	—	-	-	-	-	-	T2OE	DCEN	xxxxxx00B
тно	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1 TL2#	Timer Low 1 Timer Low 2	8BH CCH									00H 00H
			GATE	C/T	M1	MO	GATE	сл	M1	MO	00H
			JAIL .	0/1	1011	INIO	UNIL	0/1	1011	IVIO	0011
TL2# TMOD WDTRST	Timer Low 2 Timer Mode Watchdog Timer Reset	CCH 89H A6H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	C

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

#### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. Minimum and maximum high and low times specified in the data sheet must be observed.

This device is configured at the factory to operate using 12 clock periods per machine cycle, referred to in this datasheet as "12-clock mode". It may be optionally configured on commercially available parallel programming equipment or via software to operate at 6 clocks per machine cycle, referred to in this datasheet as "6-clock mode". (This yields performance equivalent to twice that of standard 80C51 family devices). Also see next page.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

### **CLOCK CONTROL REGISTER (CKCON)**

This device allows control of the 6-clock/12-clock mode by means of both an SFR bit (X2) and an OTP bit. The OTP clock control bit

OX2, when programmed (6-clock mode), supersedes the X2 bit (CKCON.0). The CKCON register is shown below in Figure 1.




Figure 1. Clock control (CKCON) register

Also please note that the clock divider applies to the serial port for modes 0 & 2 (fixed baud rate modes). This is because modes 1 & 3 (variable baud rate modes) use either Timer 1 or Timer 2.

Below is the truth table for the CPU clock mode.

#### Table 1.

OX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode
erased	0	12-clock mode (default)
erased	1	6-clock mode
programmed	Х	6-clock mode

#### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (12 oscillator periods in 6-clock mode, or 24 oscillator periods in 12-clock mode), while the oscillator is running. To ensure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V<sub>CC</sub> and RST must come up at the same time for a proper start-up. Ports 1, 2, and 3 will asynchronously be driven to their reset condition when a voltage above V<sub>IH1</sub> (min.) is applied to RST.

The value on the  $\overline{\text{EA}}$  pin is latched when RST is deasserted and has no further effect.

### LOW POWER MODES Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### Idle Mode

In the idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2 V and care must be taken to return V<sub>CC</sub> to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down, the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

### **POWER-ON FLAG**

The Power-On Flag (POF) is set by on-chip circuitry when the V<sub>CC</sub> level on the P87C51RA2/RB2/RC2/RD2 rises from 0 to 5 V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V<sub>CC</sub> level must remain above 3 V for the POF to remain unaffected by the V<sub>CC</sub> level.

#### **Design Consideration**

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

#### **ONCE™ Mode**

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

1. Pull ALE low while the device is in reset and PSEN is high;

2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

#### **Programmable Clock-Out**

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency in 12-clock mode (122 Hz to 8 MHz in 6-clock mode).

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

 $\label{eq:scalar} \begin{array}{l} \hline \mbox{Oscillator Frequency} \\ \hline n \ \times \ (65536 \ - \ RCAP2H, RCAP2L) \\ \ n = & 2 \ in \ 6 \ clock \ mode \\ 4 \ in \ 12 \ clock \ mode \end{array}$ 

Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

## P87C51RA2/RB2/RC2/RD2

#### **TIMER 0 AND TIMER 1 OPERATION**

#### Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/T in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

#### Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 3 shows the Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The counted input is enabled to the Timer when TRn = 1 and either GATE = 0 or  $\overline{INTn}$  = 1. (Setting GATE = 1 allows the Timer to be controlled by external input  $\overline{INTn}$ , to facilitate pulse width measurements). TRn is a control bit in the Special Function Register TCON (Figure 4).

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

#### Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

#### Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in Figure 5. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which is preset by software. The reload leaves THn unchanged.

Mode 2 operation is the same for Timer 0 as for Timer 1.

#### Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 6. TL0 uses the Timer 0 control bits:  $C/\overline{T}$ , GATE, TR0, and TF0 as well as pin INT0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter. With Timer 0 in Mode 3, an 80C51 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.





Figure 2. Timer/Counter 0/1 Mode Control (TMOD) Register

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)


### OSC ÷ d\* $C/\overline{T} = 0$ TLn (5 Bits) THn TFn Interrupt (8 Bits) $C/\overline{T} = 1$ Control Tn Pin TRn. Timer n Gate bit INTn Pin d = 6 in 6-clock mode; d = 12 in 12-clock mode. SU01618



Bit A	Addressable									
		7	6	5	4	3	2	1	0	
		TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO	
BIT	SYMBOL	FUNC	TION							
TCON.7	TF1				t by hardv en proces					ing the bit in software.
TCON.6	TR1	Timer	1 Run co	ntrol bit. S	Set/cleared	d by softw	are to turr	n Timer/Co	ounter on/	off.
TCON.5	TF0				t by hardw en proces					earing the bit in software
TCON.4	TR0	Timer	0 Run co	ntrol bit. S	Set/cleared	d by softw	are to turr	Timer/Co	ounter on/	off.
TCON.3	IE1				t by hardw rocessed.	are when	external i	nterrupt e	dge detec	ted.
TCON.2	IT1		upt 1 type nal interru		it. Set/clea	red by so	ftware to s	specify fal	ling edge/	low level triggered
TCON.1	IE0				t by hardw rocessed.	are when	external i	nterrupt e	dge detec	ted.
TCON.0	IT0			e control b nal interru	oit. Set/clea pts.	ared by so	oftware to	specify fa	lling edge	low level
										SU01516

Figure 4. Timer/Counter 0/1 Control (TCON) Register

## P87C51RA2/RB2/RC2/RD2








Figure 6. Timer/Counter 0 Mode 3: Two 8-Bit Counters

### TIMER 2 OPERATION

#### Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2 in the special function register T2CON (see Figure 1). Timer 2 has three operating modes: Capture, Auto-reload (up or down counting), and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 3.

#### **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2 in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/6 pulses (osc/12 in 12-clock mode).).

#### Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter [C/T2 in T2CON]) then programmed to count up or down. The counting direction is determined by bit DCEN (Down

Counter Enable) which is located in the T2MOD register (see Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

	(MSE	3)						(LSB)	
	Т	F2 EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Position	Name and Sig	nificance						
TF2	T2CON.7	Timer 2 overflo when either RC			overflow and	d must be c	leared by so	oftware. TF2	will not be set
EXF2	T2CON.6	Timer 2 externa EXEN2 = 1. Wi interrupt routine counter mode (	nen Timer 2 e. EXF2 mu	interrupt is st be cleare	enabled, EX	F2 = 1 will	cause the C	PU to vector	
RCLK	T2CON.5	Receive clock t in modes 1 and							r its receive clock
TCLK	T2CON.4	Transmit clock in modes 1 and							or its transmit cloc k.
EXEN2	T2CON.3	Timer 2 externation on T2 transition on T2	EX if Timer						
TR2	T2CON.2	Start/stop contr	ol for Timer	2. A logic 1	starts the ti	mer.			
C/T2	T2CON.1		nternal time	r (OSĆ/6 in	6-clock mod alling edge		2 in 12-cloc	k mode)	
CP/RL2	T2CON.0	cleared, auto-re	eloads will c nen either R	ccur either	with Timer 2	overflows of	or negative t	ransitions at	EXEN2 = 1. Wher T2EX when ced to auto-reload <i>SU0125</i>

Figure 1. Timer/Counter 2 (T2CON) Control Register

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

#### Table 3. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)




Figure 2. Timer 2 in Capture Mode

	Not Dit	Addressat								
		Audressa	Jie		1					
		—	—	_	—	—	_	T2OE	DCEN	
	Bit	7	6	5	4	3	2	1	0	
Symbol	Functi	on								
_	Not im	plemented	d, reserved f	or future use	э.*					
T2OE	Timer	2 Output E	nable bit.							
	Down	Count Ena	able bit. Whe	en set, this a	llows Timer	2 to be con	figured as a	n up/down c	ounter.	
DCEN										

Figure 3. Timer 2 Mode (T2MOD) Control Register

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

## 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 6. Timer 2 in Baud Rate Generator Mode

Baud Rates						
Baud	Rate		Timer 2			
12-clock mode	6-clock mode	Osc Freq	RCAP2H	RCAP2L		
375 k	750 k	12 MHz	FF	FF		
9.6 k	19.2 k	12 MHz	FF	D9		
4.8 k	9.6 k	12 MHz	FF	B2		
2.4 k	4.8 k	12 MHz	FF	64		
1.2 k	2.4 k	12 MHz	FE	C8		

12 MHz

12 MHz

6 MHz

6 MHz

FB

F2

FD

F9

1E

AF

8F

57

Table 4.	Timer 2 Generated Commonly Used
	Baud Rates

### **Baud Rate Generator Mode**

600

220

600

220

Bits TCLK and/or RCLK in T2CON (Table 4) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

## Modes 1 and 3 Baud Rates = $\frac{\text{Timer 2 Overflow Rate}}{16}$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e.,  $1_{6}$  the oscillator frequency in 6-clock mode,  $1_{12}$  the oscillator frequency in 12-clock mode). As a baud rate generator, it increments at the oscillator frequency in 6-clock mode ( $^{OSC}/_{2}$  in 12-clock mode). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

	Oscillator Frequency
[ n*	× [65536 – (RCAP2H, RCAP2L)]]
* n =	16 in 6-clock mode 32 in 12-clock mode

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

300

110

300

110

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 4 shows commonly used baud rates and how they can be obtained from Timer 2.

#### Summary of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2 (P1.0) the baud rate is:

Baud Rate =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

### \_\_\_\_\_

P87C51RA2/RB2/RC2/RD2

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate = 
$$\frac{f_{OSC}}{[n^* \times [65536 - (RCAP2H, RCAP2L)]]}$$
\* n = 16 in 6-clock mode
32 in 12-clock mode

Where f<sub>OSC</sub>= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$RCAP2H, RCAP2L = 65536 - \left(\frac{f_{OSC}}{n^* \times Baud Rate}\right)$$

#### **Timer/Counter 2 Set-up**

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. see Table 5 for set-up of Timer 2 as a timer. Also see Table 6 for set-up of Timer 2 as a counter.

### Table 5. Timer 2 as a Timer

	T2C	CON
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)
16-bit Auto-Reload	00H	08H
16-bit Capture	01H	09H
Baud rate generator receive and transmit same baud rate	34H	36H
Receive only	24H	26H
Transmit only	14H	16H

#### Table 6. Timer 2 as a Counter

	TMOD		
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)	
16-bit	02H	0AH	
Auto-Reload	03H	0BH	

NOTES:

1. Capture/reload occurs only on timer/counter overflow.

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

### P87C51RA2/RB2/RC2/RD2

#### FULL-DUPLEX ENHANCED UART

#### Standard UART operation

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

- Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 the oscillator frequency in 12-clock mode or 1/6 the oscillator frequency in 6-clock mode.
- Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.
- Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in 12-clock mode or 1/16 or 1/32 the oscillator frequency in 6-clock mode.
- Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

#### **Multiprocessor Communications**

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

#### Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Figure 7. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

#### **Baud Rates**

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12 (12-clock mode) or / 6 (6-clock mode). The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), and the port pins in 12-clock mode, the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency. In 6-clock mode, the baud rate is 1/32 or 1/16 the oscillator frequency, respectively.

Mode 2 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times (\text{Oscillator Frequency})$$

Where:

n = 64 in 12-clock mode, 32 in 6-clock mode

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

#### Using Timer 1 to Generate Baud Rates

When Timer 1 is used as the baud rate generator (T2CON.RCLK = 0, T2CON.TCLK = 0), the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times$$
 (Timer 1 Overflow Rate)

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \frac{\text{Oscillator Frequency}}{12 \times [256-(\text{TH1})]}$$

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Figure 8 lists various commonly used baud rates and how they can be obtained from Timer 1.

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

S	CON	Addres	s = 98H									Reset Value = 00H
		Bit Add	ressable	7	6	5	4	3	2	1	0	_
				SM0	SM1	SM2	REN	TB8	RB8	ΤI	RI	
Where	e SM0,	SM1 spe	cify the serial po	ort mode	e, as foll	ows:						
SM0	SM1	Mode	Description	E	Baud Ra	ate						
0	0	0	shift register		f <sub>OSC</sub> /12	2 (12-clo	ock mod	le) or f <sub>O</sub>	<sub>SC</sub> /6 (6-	clock m	node)	
0	1	1	8-bit UART		variable	Э						
1 0 2 9-bit UART			9-bit UART	f <sub>OSC</sub> /64 or f <sub>OSC</sub> /32 (12-clock mode) or f <sub>OSC</sub> /32 or f <sub>OSC</sub> /16 (6-clock mode)								
1	1	3	9-bit UART		variable	e						
SM2	acti	vated if th		data bit	(RB8) is							M2 is set to 1, then RI will not be tivated if a valid stop bit was not
REN	Ena	bles seri	al reception. Se	t by soft	ware to	enable	receptio	on. Clea	r by soft	ware to	disable	e reception.
B8	The	9th data	bit that will be t	ransmitt	ed in M	odes 2	and 3. S	Set or cl	ear by s	oftware	as desi	ired.
				data bit	that wa	s receiv	ed. In N	lode 1,	it SM2=	0, RB8	is the st	top bit that was received. In Mode 0,
ГІ		Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.										
RI			rrupt flag. Set by ny serial reception								halfway	v through the stop bit time in the othe

SU01626

Baud Rate				CHOD	Timer 1		
Mode	12-clock mode	6-clock mode	fosc	SMOD	С/Т	Mode	Reload Value
Mode 0 Max	1.67 MHz	3.34 MHz	20 MHz	Х	Х	Х	Х
Mode 2 Max	625 k	1250 k	20 MHz	1	X	X	Х
Mode 1, 3 Max	104.2 k	208.4 k	20 MHz	1	0	2	FFH
Mode 1, 3	19.2 k	38.4 k	11.059 MHz	1	0	2	FDH
	9.6 k	19.2 k	11.059 MHz	0	0	2	FDH
	4.8 k	9.6 k	11.059 MHz	0	0	2	FAH
	2.4 k	4.8 k	11.059 MHz	0	0	2	F4H
	1.2 k	2.4 k	11.059 MHz	0	0	2	E8H
	137.5	275	11.986 MHz	0	0	2	1DH
	110	220	6 MHz	0	0	2	72H
	110	220	12 MHz	0	0	1	FEEBH

#### Figure 7. Serial Port Control (SCON) Register

Figure 8. Timer 1 Generated Commonly Used Baud Rates

#### More About Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed a 1/12 the oscillator frequency (12-clock mode) or 1/6 the oscillator frequency (6-clock mode).

Figure 9 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At

S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 1111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are

shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

#### More About Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 80C51 the baud rate is determined by the Timer 1 or Timer 2 overflow rate.

Figure 10 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit receive.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.: 1. R1 = 0, and

2. Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time,

whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

#### More About Modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9the data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 (12-clock mode) or 1/16 or 1/32 the oscillator frequency (6-clock mode) the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.

Figures 11 and 12 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SUBF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of R-D. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI.


The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

1. RI = 0, and

2. Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.

## P87C51RA2/RB2/RC2/RD2



## P87C51RA2/RB2/RC2/RD2




Figure 10. Serial Port Mode 1

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

#### 80C51 Internal Bus TB8 Write to SBUF S D Q SBUF TxD CL Phase 2 Clock (1/2 f<sub>OSC</sub>) Zero Detector Mode 2 Stop Bit Shift Data Start Gen. TX Control ÷16 Send SMOD = 1 TX Clock T1 Serial ÷2 Port Interrupt SMOD = 0 ÷16 (SMOD is PCON.7) Load SBUF RX Clock R1 Sample RX Control 1-to-0 Shift Start Transition Detector 1FFH Bit Detector Input Shift Register (9 Bits) A Shift RxD Load SBUF SBUF Read SBUF 80C51 Internal Bus TX Clock Λ Write to SBUF Λ Send Data S1P1 Transmit Shift TxD Start Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8 Stop Bit ΤI Stop Bit Gen. ÷ 16 Reset RX Clock ſ\_₹ ⊥ Start RxD D2 D6 RB8 D0 D1 D3 D4 D5 D7 Stop Bit Bit Bit Detector Receive M M Ŵ M M M M M M M Sample Times Shift Λ Λ Λ ſ ſ Λ Λ Λ Λ Λ RI SU00541

#### Figure 11. Serial Port Mode 2

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

#### Timer 1 Overflow 80C51 Internal Bus TB8 Write ÷ 2 to SBUF SMOD = 1 S SMOD = 0 D Ē Q SBUF TxD CL Zero Detector Start Shift Data TX Control ÷ 16 TX Clock T1 Send Serial Port Interrupt ÷ 16 ¥ ¥ Load SBUF RX Clock R1 Sample RX Control 1-to-0 Transition Shift Start 1FFH Detector Bit Detector Input Shift Register (9 Bits) A Shift RxD Load SBUF SBUF Read SBUF 80C51 Internal Bus TX Clock \_ Write to SBUF n Send S1P1 Data Transmit Shift ſ TxD Start Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8 Stop Bit ΤI Stop Bit Gen. ÷ 16 Reset RX Clock **N ↓** ⅃ Start Bit RxD D0 D1 D2 D3 D4 D5 D6 D7 RB8 Stop Bit Bit Detector Receive Sample Times M M M M M M M M M Ŵ m Shift Λ Λ Λ Λ ſ Λ Λ RI SU00542

Figure 12. Serial Port Mode 3

#### **Enhanced Features**

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers.* In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 13.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 14.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0

Slave 1	SADDR	=	1100	0000
	SADEN	=	<u>1111</u>	1110
	Given	=	1100	000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

P87C51RA2/RB2/RC2/RD2

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 13. UART Framing Error Detection




Figure 14. UART Multiprocessor Communication, Automatic Address Recognition

#### **Interrupt Priority Structure**

The P87C51RA2/RB2/RC2/RD2 has a 7 source four-level interrupt structure (see Table 7).

There are 3 SFRs associated with the four-level interrupt. They are the IE, IP, and IPH. (See Figures 15, 16, and 17.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 17.

The function of the IPH SFR, when combined with the IP SFR, determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS	INTERRUPT PRIORITY LEVEL
IPH.x	IP.x	
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

#### Table 7.Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
Т0	2	TP0	Y	0BH
X1	3	IE1	N (L) Y (T)	13H
T1	4	TF1	Y	1BH
PCA	5	CF, CCFn n = 0–4	N	33H
SP	6	RI, TI	N	23H
T2	7	TF2, EXF2	N	2BH

NOTES:

1. L = Level activated

2. T = Transition activated

	_	7	6	5	4	3	2	1	0			
	IE (0A8H)	EA	EC	ET2	ES	ET1	EX1	ET0	EX0			
			Bit = 1 ena Bit = 0 dis		nterrupt.							
BIT	SYMBOL	FUNC	TION									
IE.7	EA					rrupts are earing its e			each inte			
IE.6	EC	PCA ii	nterrupt er	hable bit	-	-						
IE.5	ET2	Timer	2 interrup	t enable b	it.							
IE.4	ES	Serial	Port inter	upt enabl	e bit.							
IE.3	ET1	Timer	Timer 1 interrupt enable bit.									
IE.2	EX1	Exterr	External interrupt 1 enable bit.									
IE.1	ET0	Timer	0 interrup	t enable b	it.							
IE.0	EX0	Exterr	al interrup	ot 0 enable	e bit.							



## P87C51RA2/RB2/RC2/RD2

		7	6	5	4	3	2	1	0
	IP (0B8H)	-	PPC	PT2	PS	PT1	PX1	PT0	PX0
			Bit = 1 ass Bit = 0 ass						
BIT	SYMBOL	FUNC	TION						
IP.7	-	-							
IP.6	PPC	PCA ir	nterrupt pr	iority bit					
IP.5	PT2	Timer	2 interrup	priority b	it.				
IP.4	PS	Serial	Port interi	upt priorit	y bit.				
IP.3	PT1	Timer	1 interrup	priority b	it.				
IP.2	PX1	Extern	al interrup	ot 1 priority	y bit.				
IP.1	PT0	Timer	0 interrup	priority b	it.				
IP.0	PX0	Extern	al interrup	ot 0 priority	y bit.				SU0129

#### Figure 16. IP Registers

	_	7	6	5	4	3	2	1	0
IPH	(B7H)	-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
			Bit = 1 ass Bit = 0 ass						
BIT	SYMBOL	FUNC	TION						
IPH.7	-	-							
IPH.6	PPCH	PCA ir	nterrupt pr	iority bit					
IPH.5	PT2H	Timer	2 interrupt	priority b	it high.				
IPH.4	PSH	Serial	Port interr	upt priorit	y bit high.				
IPH.3	PT1H	Timer	1 interrupt	priority b	it high.				
IPH.2	PX1H	Extern	al interrup	t 1 priority	/ bit high.				
IPH.1	PT0H	Timer	0 interrup	priority b	it high.				
IPH.0	PX0H	Extern	al interrup	ot 0 priority	/ bit high.				SU012

#### Figure 17. IPH Registers

### Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output unless the CPU needs to perform an off-chip memory access.

#### **Reduced EMI Mode**

#### AUXR (8EH)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	EXTRAM	AO
AUXR.1 AUXR.0		EXTRAN AO	1				

See more detailed description in Figure 32.

#### **Dual DPTR**

The dual DPTR structure (see Figure 18) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxxxxx0B

DPTR1

#### AUXR1 (A2H)

7	6	5	4	3	2	1	0			
-	-	-	-	GF2	0	-	DPS			
Where: DPS	= AUXR	1/bit0 = S	witches t	petween	DPTR0 a	and DPTI	R1.			
	Sele	ect Reg		DPS						
	DI	PTR0		0						

1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

The GF2 bit is a general purpose user-defined flag. Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC AUXR1 instruction without affecting the GF2 bit.

P87C51RA2/RB2/RC2/RD2




Figure 18.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See *Application Note AN458* for more details.

### Programmable Counter Array (PCA)

The Programmable Counter Array available on the P87C51RA2/RB2/RC2/RD2 is a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3 (CEX0), module 1 to P1.4 (CEX1), etc. The basic PCA configuration is shown in Figure 19.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/6 the oscillator frequency, 1/2 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 22):

### CPS1 CPS0 PCA Timer Count Source

- 0
   1/6 oscillator frequency (6-clock mode); 1/12 oscillator frequency (12-clock mode)

   0
   1
   1/2 oscillator frequency (6-clock mode); 1/4 oscillator frequency (12-clock mode)
- 1 0 Timer 0 overflow
- 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 20.

The watchdog timer function is implemented in module 4 (see Figure 29).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 23). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when

the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system

shown in Figure 21.

P87C51RA2/RB2/RC2/RD2

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 24). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 25 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.





Figure 19. Programmable Counter Array (PCA)

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)



#### Figure 20. PCA Timer/Counter




Figure 21. PCA Interrupt System

## P87C51RA2/RB2/RC2/RD2

	СМС	D Addres	ss = D9H						R	eset Value = 00XX X000B		
	ſ	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF			
	Bit:	7	6	5	4	3	2	1	0	-		
Symbol	Func	tion										
CIDL			ntrol: CIDL = f during idle.		ns the PCA	Counter to	continue fui	nctioning du	ring idle M	ode. CIDL = 1 programs		
WDTE	Watcl	Watchdog Timer Enable: WDTE = 0 disables Watchdog Timer function on PCA Module 4. WDTE = 1 enables it.										
_	Not ir	nplemente	d, reserved	for future u	ise.*							
CPS1	PCA	Count Puls	se Select bit	1.								
CPS0	PCA CPS1		se Select bit Selecte	0. ed PCA Inj	out**							
	0	0	0	Intern	al clock, for	c/6 in 6-clo	ock mode (f		2-clock mod	le)		
	0	1	1				ock mode (f	500		,		
	1	0	2	Timer	0 overflow	-						
	1	1	3	Exterr	nal clock at	ECI/P1.2 pi	n					
				(ma	x. rate = $f_{OS}$	<sub>SC</sub> /4 in 6-cl	ock mode, f	<sub>OCS</sub> /8 in 12-	clock mode	e)		
ECF		Enable Co unction of (		ow interrup	ot: ECF = 1	enables CF	bit in CCO	N to genera	te an interr	upt. ECF = 0 disables		
	e new bit wi	ll be 0, and its	reserved bits. T active value wil					oke new feature	s. In that case	, the reset or inactive		
1030 - 566		,								SU01318		

#### Figure 22. CMOD: PCA Counter Mode Register

	Bit Ad	dressable								_
		CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	
	Bit:	7	6	5	4	3	2	1	0	-
Symbol	Funct	ion								
CF	PCA (	Counter O	verflow flag	. Set by ha	rdware whe	n the counte	er rolls over	. CF flags a	n interrupt	if bit ECF in CMOD is
					or software					
-	set. C	F may be Counter R	set by eithe	er hardware	or software	but can on	ly be cleare	d by softwa	are.	oftware to turn the PC
-	set. C PCA ( counte	F may be Counter Ri er off.	set by eithe	er hardware it. Set by se	or software	but can on	ly be cleare	d by softwa	are.	
CR	set. C PCA ( counte Not im	F may be Counter Ri er off. nplemente	set by eithe un control b d, reserved	er hardware it. Set by se for future u	or software oftware to tu use*.	but can on Irn the PCA	ly be cleare counter or	ed by softwa . Must be c	are. leared by s	
CR - CCF4 CCF3	set. C PCA ( counte Not im PCA N	F may be Counter Re er off. nplemente Module 4 in	set by eithe un control b d, reserved nterrupt flag	er hardware it. Set by set for future u g. Set by ha	or software oftware to tu use*. ardware whe	but can on Irn the PCA In a match o	ly be cleare counter or or capture c	ed by softwa . Must be c occurs. Mus	are. leared by s t be cleared	oftware to turn the PC
CR - CCF4	set. C PCA ( counte Not im PCA N PCA N	F may be Counter Ri er off. nplemente Module 4 in Module 3 in	set by eithe un control b d, reserved nterrupt flag nterrupt flag	r hardware it. Set by so for future u g. Set by ha g. Set by ha	or software oftware to tu use*. ardware whe ardware whe	but can on Irn the PCA en a match o	ly be cleare counter or or capture c or capture c	ed by softwa . Must be c occurs. Mus	are. leared by s t be cleared t be cleared	oftware to turn the PC d by software.
CR - CCF4 CCF3	set. C PCA ( counte Not im PCA N PCA N	F may be Counter Ri er off. nplemente Module 4 in Module 3 in Module 2 in	set by eithe un control b d, reserved nterrupt flag nterrupt flag nterrupt flag	r hardware it. Set by s for future u g. Set by ha g. Set by ha g. Set by ha	or software oftware to tu use*. ardware whe ardware whe ardware whe	but can on irn the PCA an a match o an a match o an a match o	ly be cleare counter or or capture c or capture c or capture c	d by softwa . Must be c occurs. Mus occurs. Mus occurs. Mus	are. leared by s t be cleared t be cleared t be cleared	oftware to turn the PC d by software. d by software.

SU01319

#### Figure 23. CCON: PCA Counter Control Register

SU01320

P87C51RA2/RB2/RC2/RD2

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

CCAPMn	Address	CCAF CCAF CCAF CCAF CCAF	PM1 ODE PM2 ODC PM3 ODE	SH CH DH					K	eset Value = X000 0000
	Not Bi	t Addressa	ble							_
		-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	
	Bit:	7	6	5	4	3	2	1	0	
Symbol	Func	tion								
_	Not ir	nplemente	d, reserved	for future u	se*.					
ECOMn	Enab	le Compar	ator. ECOM	n = 1 enabl	es the comp	parator fund	ction.			
CAPPn	Capti	ure Positiv	e, CAPPn =	1 enables p	oositive edg	e capture.				
CAPNn	Capti	ure Negativ	ve, CAPNn :	= 1 enables	negative ed	dge capture	<b>)</b> .			
MATn			ATn = 1, a r set, flagging			ter with this	module's c	compare/ca	pture registe	er causes the CCFn bit
TOGn		e. When T toggle.	OGn = 1, a	match of th	e PCA cour	nter with thi	s module's	compare/ca	apture regis	ter causes the CEXn
PWMn	Pulse	Width Mo	dulation Mo	de. PWMn	= 1 enables	the CEXn	pin to be us	sed as a pu	lse width me	odulated output.
ECCFn	Enab	le CCE int	errunt Enah	les compar	e/capture fl	ad CCEn in	the CCON	register to	generate ar	interrupt

\*User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

Figure 24. CCAPMn: PCA Modules Compare/Capture Registers

-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION
Х	0	0	0	0	0	0	0	No operation
Х	Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn
Х	Х	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
Х	Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
Х	1	0	0	1	0	0	Х	16-bit Software Timer
Х	1	0	0	1	1	0	Х	16-bit High Speed Output
Х	1	0	0	0	0	1	0	8-bit PWM
Х	1	0	0	1	Х	0	Х	Watchdog Timer

Figure 25. PCA Module Modes (CCAPMn Register)

#### PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 26.

#### 16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 27).

#### High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA

counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 28).

#### Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 29 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.




Figure 26. PCA Capture Mode




Figure 27. PCA Compare Mode

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 28. PCA High Speed Output Mode




Figure 29. PCA PWM Mode

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 30. PCA Watchdog Timer mode (Module 4 only)

#### PCA Watchdog Timer

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed.

Figure 30 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- 1. periodically change the compare value so it will never match the PCA timer,
- 2. periodically change the PCA timer value so it will never match the compare values, or
- 3. disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for **all** modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

Figure 31 shows the code for initializing the watchdog timer. Module 4 can be configured in either compare mode, and the WDTE bit in CMOD must also be set. The user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine in Figure 31.

This routine should not be part of an interrupt service routine, because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the watchdog will keep getting reset. Thus, the purpose of the watchdog would be defeated. Instead, call this subroutine from the main program within  $2^{16}$  count of the PCA timer.

# P87C51RA2/RB2/RC2/RD2

	CHDOG:			
MOV CC	CAPM4,	#4CH	;	Module 4 in compare mode
MOV CC	CAP4L,	#0FFH	;	Write to low byte first
MOV CC	CAP4H,	#0FFH	;	Before PCA timer counts up to
			;	FFFF Hex, these compare values
			;	must be changed
ORL CM	MOD, #4	lОН	;	Set the WDTE bit to enable the
			;	watchdog timer without changing
			;	the other bits in CMOD
;				
;*******	* * * * * * *	*****	* *	* * * * * * * * * * * * * * * * * * * *
;				
	rogram	goes here, bu	ıt	CALL WATCHDOG periodically.
	rogram	goes here, bu	ıt	CALL WATCHDOG periodically.
; Main pr ;	-	-		CALL WATCHDOG periodically.
; Main pr ;	-	-		
; Main pr ; ;*******	* * * * * *	-		
; Main pr ; ;*******	******	-	**	
; Main pr ; ;******** ; WATCHDOG: CLR EA	******	*****	;	*****
; Main pr ; ;******** ; WATCHDOG: CLR EA MOV CO	- ****** A	#00	*** ; ;	Hold off interrupts
; Main pr ; ;******** ; WATCHDOG: CLR EA MOV CO	- ******* : CAP4L, CAP4L,	#00	*** ; ;	Hold off interrupts Next compare value is within

Figure 31. PCA Watchdog Timer Initialization Code

#### Expanded Data RAM Addressing

The P87C51RA2/RB2/RC2/RD2 has internal data memory that is mapped into four separate segments: the lower 128 bytes of RAM, upper 128 bytes of RAM, 128 bytes Special Function Register (SFR), and 256 bytes expanded RAM (ERAM) (768 bytes for the RD2).

The four segments are:

- 1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
- The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
- 3. The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
- The 256/768-bytes expanded RAM (ERAM, 00H 1FFH/2FFH) are indirectly accessed by move external instruction, MOVX, and with the EXTRAM bit cleared, see Figure 32.

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction. Instructions that use direct addressing access SFR space. For example:

MOV 0A0H,#data

accesses the SFR at location 0A0H (which is P2). Instructions that use indirect addressing access the Upper 128 bytes of data RAM.

For example:

MOV @R0,acc

where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

P87C51RA2/RB2/RC2/RD2

The ERAM can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory is physically located on-chip, logically occupies the first 256/768 bytes of external data memory in the P87C51RA2/RB2/RC2/RD2.

With EXTRAM = 0, the ERAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to ERAM will not affect ports P0, P3.6 (WR#) and P3.7 (RD#). P2 SFR is output during external addressing. For example, with EXTRAM = 0,

MOVX @R0,acc

where R0 contains 0A0H, accesses the ERAM at address 0A0H rather than external memory. An access to external data memory locations higher than the ERAM will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals. Refer to Figure 33.

With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an 8-bit address multiplexed with data on Port 0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a 16-bit address. Port 2 outputs the high-order eight address bits (the contents of DPH) while Port 0 multiplexes the low-order eight address bits (DPL) with data. MOVX @Ri and MOVX @DPTR will generate either read or write signals on P3.6 (WR) and P3.7 (RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the ERAM.

AUXR	Addres	s = 8EH							I	Reset Value = xxxx	xx00B
	Not Bit	Addressat	ble								
		_	_	_	_	_	_	EXTRAM	AO		
	Bit:	7	6	5	4	3	2	1	0		
Symbol	Fund	tion									
AO	Disal	ole/Enable	ALE								
	AO		Operating	Mode							
	0		ALE is emit in 6-clock n		onstant rate	of <sup>1</sup> / <sub>6</sub> the o	scillator fre	equency (12-c	clock mod	le; <sup>1</sup> / <sub>3</sub> f <sub>OSC</sub>	
	1			,	ring off-chip	memory ad	cess.				
EXTRAM	Interi	nal/Externa	I RAM acces	s using M	OVX @Ri/@	DPTR					
	<b>EXTI</b> 0 1	RAM	<b>Operating</b> Internal ER External da	AM acces	s using MO y access.	/X @Ri/@I	OPTR				
	Not i	mplemente	d, reserved f	or future u	ISe*.						
			served bits. The lue will be 1. The					ke new features. I	n that case,	the reset or inactive value	
											SU0161

Figure 32. AUXR: Auxiliary Register

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 33. Internal and External Data Memory Address Space with EXTRAM = 0

### HARDWARE WATCHDOG TIMER (ONE-TIME ENABLED WITH RESET-OUT FOR P87C51RA2/RB2/RC2/RD2)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, the user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When the WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When the WDT overflows, it will drive an output reset HIGH pulse at the RST-pin (see the note below).

## Using the WDT

To enable the WDT, the user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When the WDT overflows, it will generate an output RESET pulse at the reset pin (see note below). The RESET pulse duration is  $98 \times T_{OSC}$  (6-clock mode; 196 in 12-clock mode), where  $T_{OSC}$  = 1/f<sub>OSC</sub>. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

## **ABSOLUTE MAXIMUM RATINGS1, 2, 3**

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on $\overline{EA}/V_{PP}$ pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub> <sup>4</sup>	-0.5 to +6.0	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied. 1.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise

noted.

4. Transient voltage only.

#### **AC ELECTRICAL CHARACTERISTICS**

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C

					CLOCK FREG RANGI		
SYMBOL	FIGURE	PARAMETER	OPERATING MODE	POWER SUPPLY VOLTAGE	MIN	MAX	UNIT
1/t <sub>CLCL</sub>	38	Oscillator frequency	6-clock	$5 V \pm 10\%$	0	30	MHz
			6-clock	2.7 V to 5.5 V	0	16	MHz
			12-clock	$5 V \pm 10\%$	0	33	MHz
			12-clock	2.7 V to 5.5 V	0	16	MHz

## DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$ ;  $V_{CC} = 2.7 V$  to 5.5 V;  $V_{SS} = 0 \lor (16 \text{ MHz max. CPU clock})$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	1
V <sub>IL</sub>	Input low voltage <sup>11</sup>	4.0 V < V <sub>CC</sub> < 5.5 V	-0.5		0.2 V <sub>CC</sub> -0.1	V
		2.7 V < V <sub>CC</sub> < 4.0 V	-0.5		0.7 V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)		0.2 V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST <sup>11</sup>		0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 8	$V_{CC} = 2.7 \text{ V}; I_{OL} = 1.6 \text{ mA}^2$	-		0.4	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN <sup>8, 7</sup>	V <sub>CC</sub> = 2.7 V; I <sub>OL</sub> = 3.2 mA <sup>2</sup>	-		0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	V <sub>CC</sub> = 2.7 V; I <sub>OH</sub> = -20 μA	V <sub>CC</sub> – 0.7		-	V
		V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = –30 μA	V <sub>CC</sub> – 0.7		-	V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 2.7 \text{ V}; I_{OH} = -3.2 \text{ mA}$	V <sub>CC</sub> – 0.7		-	V
IIL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	-1		-50	μA
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0 V; See note 4	-		-650	μA
I <sub>LI</sub>	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		±10	μA
I <sub>CC</sub>	Power supply current (see Figure 41 and Source Code):					
	Active mode @ 16 MHz					μA
	Idle mode @ 16 MHz					μA
	Power-down mode or clock stopped (see Figure 37 for conditions) <sup>12</sup>	$T_{amb} = 0 \ ^{\circ}C$ to 70 $^{\circ}C$		2	30	μA
		$T_{amb} = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C$		3	50	μA
V <sub>RAM</sub>	RAM keep-alive voltage		1.2			V
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)		-		15	pF

#### NOTES:

1. Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC-0.7 specification when the 3. address bits are stabilizing.

4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{\mbox{IN}}$  is approximately 2 V.

See Figures 43 through 46 for I<sub>CC</sub> test conditions and Figure 41 for I<sub>CC</sub> vs. Frequency 5.

12-clock mode characteristics:

- Active mode (operating):  $I_{CC} = 1.0 \text{ mA} + 1.1 \text{ mA} \times \text{FREQ.[MHz]}$  $I_{CC} = 7.0 \text{ mA} + 0.6 \text{ mA} \times \text{FREQ.[MHz]}$  $I_{CC} = 1.0 \text{ mA} + 0.22 \text{ mA} \times \text{FREQ.[MHz]}$ Active mode (reset):
- Idle mode:
- 6. This value applies to  $T_{amb} = 0$  °C to +70 °C. For  $T_{amb} = -40$  °C to +85 °C,  $I_{TL} = -750 \mu$ A. 7. Load capacitance for port 0, ALE, and  $\overrightarrow{PSEN} = 100 \text{ pF}$ , load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: Maximum I<sub>OL</sub> per port pin: 15 mA (\*NOTE: This is 85 °C specification.) Maximum IOL per port pin:
- Maximum IOL per 8-bit port:
- 26 mA Maximum total  $I_{OI}$  for all outputs: 71 mA

If I<sub>OL</sub> exceeds the test condition, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- 11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INTO and INTO pins. Previous devices provided only an inherent 5 ns of glitch rejection.
- 12. Power down mode for 3 V range: Commercial Temperature Range typ: 0.5 µA, max. 20 µA; Industrial Temperature Range typ. 1.0 µA, max. 30 µA;

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

### DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$  °C to +70 °C or -40 °C to +85 °C;  $V_{CC} = 5 V \pm 10\%$ ;  $V_{SS} = 0 V$  (30/33 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	1
V <sub>IL</sub>	Input low voltage <sup>11</sup>	4.5 V < V <sub>CC</sub> < 5.5 V	-0.5		0.2 V <sub>CC</sub> -0.1	V
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)		0.2 V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST <sup>11</sup>		0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3 8	V <sub>CC</sub> = 4.5 V; I <sub>OL</sub> = 1.6 mA <sup>2</sup>	-		0.4	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5 \text{ V}; I_{OL} = 3.2 \text{ mA}^2$	-		0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = -30 μA	V <sub>CC</sub> – 0.7		-	V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 4.5 \text{ V}; I_{OH} = -3.2 \text{ mA}$	V <sub>CC</sub> – 0.7		-	V
IL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	-1		-50	μA
ITL	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0 V; See note 4	-		-650	μA
I <sub>LI</sub>	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		±10	μA
I <sub>CC</sub>	Power supply current Active mode (see Note 5)					
	Idle mode (see Note 5)					
	Power-down mode or clock stopped (see Figure 46 for conditions)	$T_{amb} = 0 \ ^{\circ}C$ to 70 $^{\circ}C$		2	30	μA
		$T_{amb} = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C$		3	50	μA
VRAM	RAM keep-alive voltage		1.2			V
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except EA)		-		15	pF

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I<sub>OL</sub> can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

 Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the V<sub>CC</sub>-0.7 specification when the address bits are stabilizing.

 Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2 V.

5. See Figures 43 through 46 for I<sub>CC</sub> test conditions and Figure 41 for I<sub>CC</sub> vs. Frequency.

12-clock mode characteristics:

Active mode (operating):	I <sub>CC</sub> = 1.0 mA + 1.1 mA × FREQ.[MHz]
Active mode (reset):	$I_{CC} = 7.0 \text{ mA} + 0.6 \text{ mA} \times \text{FREQ}.[\text{MHz}]$
Idle mode:	$I_{CC}$ = 1.0 mA + 0.22 mA × FREQ.[MHz]

Idle mode:  $I_{CC} = 1.0 \text{ mA} + 0.22 \text{ mA} \times \text{FREQ.}[\text{MHz}]$ 6. This value applies to  $T_{amb} = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ . For  $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $I_{TL} = -750 \text{ }\mu\text{A}$ .

7. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

8. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum I<sub>OL</sub> per port pin: 15 mA (\*NOTE: This is 85 °C specification.)

- Maximum I<sub>OL</sub> per 8-bit port: 26 mA
- Maximum total I<sub>OL</sub> for all outputs: 71 mA

If I<sub>OL</sub> exceeds the test condition, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. ALE is tested to V<sub>OH1</sub>, except when ALE is off then V<sub>OH</sub> is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).

11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.

## P87C51RA2/RB2/RC2/RD2

## AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 5 V ±10% OPERATION)

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$  ;  $V_{CC} = 5 V \pm 10\%$ ,  $V_{SS} = 0 V^{1,2,3,4}$ 

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	
1/t <sub>CLCL</sub>	38	Oscillator frequency	0	33			MHz
LHLL	34	ALE pulse width	2 t <sub>CLCL</sub> -8		117		ns
AVLL	34	Address valid to ALE low	t <sub>CLCL</sub> –13		49.5		ns
LLAX	34	Address hold after ALE low	t <sub>CLCL</sub> –20		42.5		ns
t <sub>LLIV</sub>	34	ALE low to valid instruction in		4 t <sub>CLCL</sub> –35		215	ns
LLPL	34	ALE low to PSEN low	t <sub>CLCL</sub> –10		52.5		ns
<sup>t</sup> PLPH	34	PSEN pulse width	3 t <sub>CLCL</sub> –10		177.5		ns
PLIV	34	PSEN low to valid instruction in		3 t <sub>CLCL</sub> –35		152.5	ns
PXIX	34	Input instruction hold after PSEN	0		0		ns
PXIZ	34	Input instruction float after PSEN		t <sub>CLCL</sub> -10		52.5	ns
AVIV	34	Address to valid instruction in		5 t <sub>CLCL</sub> -35		277.5	ns
PLAZ	34	PSEN low to address float		10		10	ns
Data Men	nory	•		•			
RLRH	35	RD pulse width	6 t <sub>CLCL</sub> –20		355		ns
twlwh	36	WR pulse width	6 t <sub>CLCL</sub> –20		355		ns
RLDV	35	RD low to valid data in		5 t <sub>CLCL</sub> –35		277.5	ns
RHDX	35	Data hold after RD	0		0		ns
RHDZ	35	Data float after RD		2 t <sub>CLCL</sub> –10		115	ns
LLDV	35	ALE low to valid data in		8 t <sub>CLCL</sub> –35		465	ns
AVDV	35	Address to valid data in		9 t <sub>CLCL</sub> –35		527.5	ns
LLWL	35, 36	ALE low to RD or WR low	3 t <sub>CLCL</sub> –15	3 t <sub>CLCL</sub> +15	172.5	202.5	ns
AVWL	35, 36	Address valid to WR low or RD low	4 t <sub>CLCL</sub> –15		235		ns
t <sub>QVWX</sub>	36	Data valid to WR transition	t <sub>CLCL</sub> –25		37.5		ns
twhox	36	Data hold after WR	t <sub>CLCL</sub> –15		47.5		ns
QVWH	36	Data valid to WR high	7 t <sub>CLCL</sub> –5		432.5		ns
RLAZ	35	RD low to address float		0		0	ns
<sup>t</sup> WHLH	35, 36	RD or WR high to ALE high	t <sub>CLCL</sub> –10	t <sub>CLCL</sub> +10	52.5	72.5	ns
External	Clock	1		•			
t <sub>CHCX</sub>	38	High time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>			ns
t <sub>CLCX</sub>	38	Low time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>			ns
CLCH	38	Rise time		5			ns
CHCL	38	Fall time		5			ns
Shift regi	ster	1		•			
txlxl	37	Serial port clock cycle time	12 t <sub>CLCL</sub>		750		ns
QVXH	37	Output data setup to clock rising edge	10 t <sub>CLCL</sub> –25		600		ns
XHQX	37	Output data hold after clock rising edge	2 t <sub>CLCL</sub> –15		110		ns
	37	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	37	Clock rising edge to input data valid <sup>5</sup>		10 t <sub>CLCL</sub> –133	-	492	ns

#### NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz. 5. Below 16 MHz this parameter is 8  $t_{CLCL}$  – 133.

## P87C51RA2/RB2/RC2/RD2

## AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

 $T_{amb} = 0 \text{ °C to } +70 \text{ °C or } -40 \text{ °C to } +85 \text{ °C}$ ;  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}^{1,2,3,4}$ 

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	
1/t <sub>CLCL</sub>	38	Oscillator frequency	0	16			MHz
LHLL	34	ALE pulse width	2t <sub>CLCL</sub> -10		115		ns
t <sub>AVLL</sub>	34	Address valid to ALE low	t <sub>CLCL</sub> –15		47.5		ns
t <sub>LLAX</sub>	34	Address hold after ALE low	t <sub>CLCL</sub> –25		37.5		ns
t <sub>LLIV</sub>	34	ALE low to valid instruction in		4 t <sub>CLCL</sub> –55		195	ns
t <sub>LLPL</sub>	34	ALE low to PSEN low	t <sub>CLCL</sub> –15		47.5		ns
t <sub>PLPH</sub>	34	PSEN pulse width	3 t <sub>CLCL</sub> –15		172.5		ns
t <sub>PLIV</sub>	34	PSEN low to valid instruction in		3 t <sub>CLCL</sub> –55		132.5	ns
t <sub>PXIX</sub>	34	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	34	Input instruction float after PSEN		t <sub>CLCL</sub> –10		52.5	ns
t <sub>AVIV</sub>	34	Address to valid instruction in		5 t <sub>CLCL</sub> –50		262.5	ns
t <sub>PLAZ</sub>	34	PSEN low to address float		10		10	ns
Data Men	nory	·		•	•	•	
t <sub>RLRH</sub>	35	RD pulse width	6 t <sub>CLCL</sub> –25		350		ns
twlwh	36	WR pulse width	6 t <sub>CLCL</sub> –25		350		ns
t <sub>RLDV</sub>	35	RD low to valid data in		5 t <sub>CLCL</sub> –50		262.5	ns
t <sub>RHDX</sub>	35	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	35	Data float after RD		2 t <sub>CLCL</sub> –20		105	ns
t <sub>LLDV</sub>	35	ALE low to valid data in		8 t <sub>CLCL</sub> –55		445	ns
t <sub>AVDV</sub>	35	Address to valid data in		9 t <sub>CLCL</sub> –50		512.5	ns
t <sub>LLWL</sub>	35, 36	ALE low to RD or WR low	3 t <sub>CLCL</sub> –20	3 t <sub>CLCL</sub> +20	167.5	207.5	ns
tavwl	35, 36	Address valid to WR low or RD low	4 t <sub>CLCL</sub> –20		230		ns
t <sub>QVWX</sub>	36	Data valid to WR transition	t <sub>CLCL</sub> -30		32.5		ns
t <sub>WHQX</sub>	36	Data hold after WR	t <sub>CLCL</sub> –20		42.5		ns
t <sub>QVWH</sub>	36	Data valid to WR high	7 t <sub>CLCL</sub> –10		427.5		ns
t <sub>RLAZ</sub>	35	RD low to address float		0		0	ns
t <sub>WHLH</sub>	35, 36	RD or WR high to ALE high	t <sub>CLCL</sub> –15	t <sub>CLCL</sub> +15	47.5	77.5	ns
External	Clock	•		•	•		
tCHCX	38	High time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>			ns
t <sub>CLCX</sub>	38	Low time	0.32 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>			ns
t <sub>CLCH</sub>	38	Rise time		5			ns
t <sub>CHCL</sub>	38	Fall time		5			ns
Shift regi	ster	·		•	•	•	•
t <sub>XLXL</sub>	37	Serial port clock cycle time	12 t <sub>CLCL</sub>		750		ns
t <sub>QVXH</sub>	37	Output data setup to clock rising edge	10 t <sub>CLCL</sub> –25		600		ns
t <sub>XHQX</sub>	37	Output data hold after clock rising edge	2 t <sub>CLCL</sub> –15		110		ns
t <sub>XHDX</sub>	37	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	37	Clock rising edge to input data valid <sup>5</sup>		10 t <sub>CLCL</sub> –133		492	ns

#### NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF

3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz. 5. Below 16 MHz this parameter is 8  $t_{CLCL}$  – 133.

## P87C51RA2/RB2/RC2/RD2

## AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 5 V ±10% OPERATION)

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$  ;  $V_{CC} = 5 \lor \pm 10\%$ ,  $V_{SS} = 0 \lor^{1,2,3,4,5}$ 

Symbol	Figure	Parameter	Limits		16 MHz (	Clock	Unit
			MIN	MAX	MIN	MAX	1
1/t <sub>CLCL</sub>	38	Oscillator frequency	0	30			MHz
LHLL	34	ALE pulse width	t <sub>CLCL</sub> -8		54.5		ns
AVLL	34	Address valid to ALE low	0.5 t <sub>CLCL</sub> –13		18.25		ns
LLAX	34	Address hold after ALE low	0.5 t <sub>CLCL</sub> –20		11.25		ns
t <sub>LLIV</sub>	34	ALE low to valid instruction in		2 t <sub>CLCL</sub> -35		90	ns
LLPL	34	ALE low to PSEN low	0.5 t <sub>CLCL</sub> –10		21.25		ns
t <sub>PLPH</sub>	34	PSEN pulse width	1.5 t <sub>CLCL</sub> –10		83.75		ns
t <sub>PLIV</sub>	34	PSEN low to valid instruction in		1.5 t <sub>CLCL</sub> –35		58.75	ns
t <sub>PXIX</sub>	34	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	34	Input instruction float after PSEN		0.5 t <sub>CLCL</sub> –10		21.25	ns
t <sub>AVIV</sub>	34	Address to valid instruction in		2.5 t <sub>CLCL</sub> -35		121.25	ns
t <sub>PLAZ</sub>	34	PSEN low to address float		10		10	ns
Data Men	nory						
t <sub>RLRH</sub>	35	RD pulse width	3 t <sub>CLCL</sub> –20		167.5		ns
t <sub>WLWH</sub>	36	WR pulse width	3 t <sub>CLCL</sub> –20		167.5		ns
t <sub>RLDV</sub>	35	RD low to valid data in		2.5 t <sub>CLCL</sub> –35		121.25	ns
t <sub>RHDX</sub>	35	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	35	Data float after RD		t <sub>CLCL</sub> -10		52.5	ns
t <sub>LLDV</sub>	35	ALE low to valid data in		4 t <sub>CLCL</sub> –35		215	ns
t <sub>AVDV</sub>	35	Address to valid data in		4.5 t <sub>CLCL</sub> –35		246.25	ns
tLLWL	35, 36	ALE low to RD or WR low	1.5 t <sub>CLCL</sub> –15	1.5 t <sub>CLCL</sub> +15	78.75	108.75	ns
t <sub>AVWL</sub>	35, 36	Address valid to WR low or RD low	2 t <sub>CLCL</sub> –15		110		ns
t <sub>QVWX</sub>	36	Data valid to WR transition	0.5 t <sub>CLCL</sub> –25		6.25		ns
t <sub>WHQX</sub>	36	Data hold after WR	0.5 t <sub>CLCL</sub> –15		16.25		ns
t <sub>QVWH</sub>	36	Data valid to WR high	3.5 t <sub>CLCL</sub> –5		213.75		ns
t <sub>RLAZ</sub>	35	RD low to address float		0		0	ns
t <sub>WHLH</sub>	35, 36	RD or WR high to ALE high	0.5 t <sub>CLCL</sub> –10	0.5 t <sub>CLCL</sub> +10	21.25	41.25	ns
External	Clock						
t <sub>CHCX</sub>	38	High time	0.4 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>			ns
t <sub>CLCX</sub>	38	Low time	0.4 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>			ns
t <sub>CLCH</sub>	38	Rise time		5			ns
t <sub>CHCL</sub>	38	Fall time		5			ns
Shift regi	ster						
t <sub>XLXL</sub>	37	Serial port clock cycle time	6 t <sub>CLCL</sub>		375		ns
t <sub>QVXH</sub>	37	Output data setup to clock rising edge	5 t <sub>CLCL</sub> –25		287.5		ns
t <sub>XHQX</sub>	37	Output data hold after clock rising edge	t <sub>CLCL</sub> –15		47.5		ns
t <sub>XHDX</sub>	37	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	37	Clock rising edge to input data valid <sup>6</sup>		5 t <sub>CLCL</sub> –133		179.5	ns

#### NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

 Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
 Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz.

5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter

calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

6. Below 16 MHz this parameter is 4 t<sub>CLCL</sub> - 133

## P87C51RA2/RB2/RC2/RD2

## AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

 $T_{amb} = 0 \degree C$  to +70  $\degree C$  or -40  $\degree C$  to +85  $\degree C$  ;  $V_{CC}=2.7 \lor$  to 5.5 V,  $V_{SS} = 0 \lor V^{1,2,3,4,5}$ 

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	7
/t <sub>CLCL</sub>	38	Oscillator frequency	0	16			MHz
LHLL	34	ALE pulse width	t <sub>CLCL</sub> -10		52.5		ns
AVLL	34	Address valid to ALE low	0.5 t <sub>CLCL</sub> –15		16.25		ns
LLAX	34	Address hold after ALE low	0.5 t <sub>CLCL</sub> –25		6.25		ns
t <sub>LLIV</sub>	34	ALE low to valid instruction in		2 t <sub>CLCL</sub> –55		70	ns
LLPL	34	ALE low to PSEN low	0.5 t <sub>CLCL</sub> –15		16.25		ns
PLPH	34	PSEN pulse width	1.5 t <sub>CLCL</sub> –15		78.75		ns
PLIV	34	PSEN low to valid instruction in		1.5 t <sub>CLCL</sub> –55		38.75	ns
PXIX	34	Input instruction hold after PSEN	0		0		ns
PXIZ	34	Input instruction float after PSEN		0.5 t <sub>CLCL</sub> –10		21.25	ns
AVIV	34	Address to valid instruction in		2.5 t <sub>CLCL</sub> -50		101.25	ns
PLAZ	34	PSEN low to address float		10		10	ns
Data Men	nory						
RLRH	35	RD pulse width	3 t <sub>CLCL</sub> –25		162.5		ns
WLWH	36	WR pulse width	3 t <sub>CLCL</sub> –25		162.5		ns
RLDV	35	RD low to valid data in		2.5 t <sub>CLCL</sub> -50		106.25	ns
RHDX	35	Data hold after RD	0		0		ns
RHDZ	35	Data float after RD		t <sub>CLCL</sub> –20		42.5	ns
LLDV	35	ALE low to valid data in		4 t <sub>CLCL</sub> –55		195	ns
AVDV	35	Address to valid data in		4.5 t <sub>CLCL</sub> -50		231.25	ns
LLWL	35, 36	ALE low to RD or WR low	1.5 t <sub>CLCL</sub> –20	1.5 t <sub>CLCL</sub> +20	73.75	113.75	ns
AVWL	35, 36	Address valid to WR low or RD low	2 t <sub>CLCL</sub> –20		105		ns
tqvwx	36	Data valid to WR transition	0.5 t <sub>CLCL</sub> -30		1.25		ns
twhox	36	Data hold after WR	0.5 t <sub>CLCL</sub> –20		11.25		ns
t <sub>QVWH</sub>	36	Data valid to WR high	3.5 t <sub>CLCL</sub> –10		208.75		ns
t <sub>RLAZ</sub>	35	RD low to address float		0		0	ns
twhlh	35, 36	RD or WR high to ALE high	0.5 t <sub>CLCL</sub> –15	0.5 t <sub>CLCL</sub> +15	16.25	46.25	ns
External	Clock		0101	0202			1
снсх	38	High time	0.4 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CLCX</sub>			ns
CLCX	38	Low time	0.4 t <sub>CLCL</sub>	t <sub>CLCL</sub> - t <sub>CHCX</sub>			ns
CLCH	38	Rise time		5			ns
CHCL	38	Fall time		5			ns
Shift regi	ster		l	•			
XLXL	37	Serial port clock cycle time	6 t <sub>CLCL</sub>		375		ns
QVXH	37	Output data setup to clock rising edge	5 t <sub>CLCL</sub> –25		287.5		ns
XHQX	37	Output data hold after clock rising edge	t <sub>CLCL</sub> –15		47.5		ns
XHDX	37	Input data hold after clock rising edge	0		0		ns
	37	Clock rising edge to input data valid <sup>6</sup>		5 t <sub>CLCL</sub> –133	1	179.5	ns

#### NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

 Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
 Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

4. Parts are guaranteed by design to operate down to 0 Hz.

5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter

calculated at a customer specified frequency has a negative value, it should be considered equal to zero.

6. Below 16 MHz this parameter is 4 t<sub>CLCL</sub> - 133

## **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid
- $W-\overline{WR}$  signal
- $X \ No \ longer \ a \ valid \ logic \ level$
- Z Float
- $\label{eq:tauples} \begin{array}{l} \mbox{Examples: } t_{AVLL} = \mbox{Time for address valid to ALE low.} \\ t_{LLPL} = \mbox{Time for ALE low to } \overline{\mbox{PSEN}} \mbox{ low.} \end{array}$




Figure 34. External Program Memory Read Cycle




Figure 35. External Data Memory Read Cycle

50




Figure 36. External Data Memory Write Cycle




Figure 37. Shift Register Mode Timing




Figure 38. External Clock Drive





Figure 39. AC Testing Input/Output









Figure 41. I<sub>CC</sub> vs. FREQ for 12-clock operation Valid only within frequency specifications of the specified operating voltage

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

```
/*
##
       as31 version V2.10
                                   / *js* /
##
##
##
       source file: idd_ljmp1.asm
         list file: idd_ljmp1.lst
                                  created Fri Apr 20 15:51:40 2001
##
##
#0000
                    # AUXR equ 08Eh
#0000
                    # CKCON equ 08Fh
                    #
                    #
#0000
                    # org 0
                    #
                    # LJMP_LABEL:
                                     AUXR,#001h ; turn off ALE
LJMP_LABEL ; jump to end of address space
0000 /75;/8E;/01;
                   #
                             MOV
0003 /02;/FF;/FD;
                   #
                              LJMP
0005 /00;
                             NOP
                    #
                    #
#FFFD
                    # org Offfdh
                    #
                    # LJMP_LABEL:
                    #
FFFD /02;/FD;FF;
                    #
                              LJMP LJMP_LABEL
                    # ;
                              NOP
                    #
                    #
*/"
                                                                               SU01499
```

Figure 42. Source code used in measuring  $I_{\text{DD}}$  operational








Figure 43. I<sub>CC</sub> Test Condition, Active Mode All other pins are disconnected

Figure 44. I<sub>CC</sub> Test Condition, Idle Mode All other pins are disconnected








Figure 46.  $I_{CC}$  Test Condition, Power Down Mode All other pins are disconnected.  $V_{CC}$  = 2 V to 5.5 V

### EPROM CHARACTERISTICS

All these devices can be programmed by using a modified Improved Quick-Pulse Programming<sup>™</sup> algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 8 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 47 and 48. Figure 49 shows the circuit configuration for normal program memory verification.

#### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 47. Note that the device is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 47. The code byte to be programmed into that location is applied to port 0. RST, <u>PSEN</u> and pins of ports 2 and 3 specified in Table 8 are held at the 'Program Code Data' levels indicated in Table 8. The ALE/PROG is pulsed low 5 times as shown in Figure 48.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The  $V_{PP}$  source should be well regulated and free of glitches and overshoot.

#### **Program Verification**

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 49. The other pins are held at the 'Verify Code Data' levels indicated in Table 8. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

P87C51RA2/RB2/RC2/RD2

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### **Reading the Signature Bytes**

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

031H) =	CAH indicates 87C51RA2
	CBH indicates 87C51RB2
	CCH indicates 87C51RC2
	CDH indicates 87C51RD2
	NIA

(060H) = NA

#### **Program/Verify Algorithms**

Any algorithm in agreement with the conditions listed in Table 8, and which satisfies the timing specifications, is suitable.

#### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 9) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

#### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

<sup>&</sup>lt;sup>™</sup>Trademark phrase of Intel Corporation.

### 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

### Table 8. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6	P3.3
Read signature	1	0	1	1	0	0	0	0	Х
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1	Х
Verify code data	1	0	1	1	0	0	1	1	Х
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0	Х
Pgm security bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1	Х
Pgm security bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0	Х
Pgm security bit 3	1	0	0*	V <sub>PP</sub>	0	1	0	1	Х
Program to 6-clock mode	1	0	0*	V <sub>PP</sub>	0	0	1	0	0
Verify 6-clock <sup>4</sup>	1	0	1	1	е	0	0	1	1
Verify security bits <sup>5</sup>	1	0	1	1	е	0	1	0	Х

#### NOTES:

1. '0' =Valid low for that pin, '1' =valid high for that pin.

2. V<sub>PP</sub> = 12.75 V ±0.25 V.

4. Bit is output on P0.4 (1 = 12x, 0 = 6x). 5. Security bit one is output on P0.7.

Security bit two is output on P0.6.

Security bit three is output on P0.3.

\* ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while VPP is held at 12.75 V. Each programming pulse is low for 100  $\mu s$  (±10  $\mu s$ ) and high for a minimum of 10  $\mu s.$ 

### Table 9. Program Security Bits for EPROM Devices

PRO	PROGRAM LOCK BITS <sup>1, 2</sup>		31, 2	
	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessible.

NOTES:

1. P - programmed. U - unprogrammed.

2. Any other combination of the security bits is not defined.

# 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)




Figure 47. Programming Configuration




Figure 48. PROG Waveform




Figure 49. Program Verification

# P87C51RA2/RB2/RC2/RD2


## EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb}$  = 21°C to +27°C,  $V_{CC}$  = 5V±10%,  $V_{SS}$  = 0V (See Figure 50)

SYMBOL	PARAMETER	MIN	МАХ	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V
I <sub>PP</sub>	Programming supply current		50 <sup>1</sup>	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
t <sub>GLGH</sub>	PROG width	90	110	μs
t <sub>AVQV</sub>	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	10		μs

NOTE:

1. Not tested.



#### NOTES:

\* FOR PROGRAMMING CONFIGURATION SEE FIGURE 47.

FOR VERIFICATION CONDITIONS SEE FIGURE 49.

\*\* SEE TABLE 8.

Figure 50. EPROM Programming and Verification

## MASK ROM DEVICES

### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory,  $\overline{\text{EA}}$  is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

P87C51RA2/RB2/RC2/RD2

#### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

#### Table 10. Program Security Bits

PROGRAM LOCK BITS <sup>1, 2</sup>		BITS <sup>1, 2</sup>	
	SB1	SB2	PROTECTION DESCRIPTION
1	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.

NOTES:

1. P - programmed. U - unprogrammed.

2. Any other combination of the security bits is not defined.

## ROM CODE SUBMISSION FOR 8K ROM DEVICES (87C51RA2)

When submitting ROM code for the 8k ROM devices, the following must be specified:

1. 8 kbyte user ROM data

2. 64 byte ROM encryption key

#### 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 1FFFH	DATA	7:0	User ROM Data
2000H to 203FH	KEY	7:0	ROM Encryption Key FFH = no encryption
2040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
2040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	Disabl	ed
Security Bit #2:	Enabled	🗆 Disabl	ed
Encryption:	🗆 No	□ Yes	If Yes, must send key file.

# P87C51RA2/RB2/RC2/RD2

### ROM CODE SUBMISSION FOR 16K ROM DEVICES (87C51RB2)

When submitting ROM code for the 16K ROM devices, the following must be specified:

- 1. 16 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 403FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2.  $\overline{EA}$  is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	□ Enabled	□ Disabled	
Security Bit #2:	Enabled	Disabled	

Encryption: 🗆 No

□ Yes If Yes, must send key file.

# P87C51RA2/RB2/RC2/RD2

## ROM CODE SUBMISSION FOR 32K ROM DEVICES (87C51RC2)

When submitting ROM code for the 32K ROM devices, the following must be specified:

- 1. 32 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8000H to 803FH	KEY	7:0	ROM Encryption Key FFH = no encryption
8040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
8040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2.  $\overline{EA}$  is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	Disabled
Security Bit #2:	Enabled	Disabled

Encryption: 🗆 No

□ Yes If Yes, must send key file.

# P87C51RA2/RB2/RC2/RD2

## ROM CODE SUBMISSION FOR 64K ROM DEVICE (87C51RD2)

When submitting ROM code for the 64K ROM devices, the following must be specified:

- 1. 64 kbyte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to FFFFH	DATA	7:0	User ROM Data
10000H to 1003FH	KEY	7:0	ROM Encryption Key FFH = no encryption
10040H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
10040H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and

2.  $\overline{EA}$  is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

**NOTE:** Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.


For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	Enabled	□ Disabled

Security Bit #2:	Enabled 🛛	Disabled
------------------	-----------	----------

Encryption: 🗆 No

□ Yes If Yes, must send




UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	с	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089


#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFEF					
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT129-1	051G08	MO-015	SC-511-40			<del>-95-01-14</del> 99-12-27	

## Product data





# P87C51RA2/RB2/RC2/RD2

## **REVISION HISTORY**

Rev	Date	Description
_3	20030124	Product data (9397 750 10994); ECN 853-2391 29335 dated 07 Jan 2003.
		Modifications:
		<ul> <li>Updated ordering information table.</li> </ul>
_2	20021028	Product data (9397 750 10393); ECN 853-2391 29117 dated 28 Oct 2002.

## P87C51RA2/RB2/RC2/RD2

#### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax:

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 01-03

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 10994

Let's make things better.



