

# P89LPC980/982/983/985

8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB wide-voltage byte-erasable flash with 10-bit ADC

Rev. 4 — 15 June 2010

**Product data sheet** 

# 1. General description

The P89LPC980/982/983/985 is a single-chip microcontroller, available in low cost packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorporated into the P89LPC980/982/983/985 in order to reduce component count, board space, and system cost.

### 2. Features and benefits

## 2.1 Principal features

- 4 kB/8 kB byte-erasable flash code memory organized into 1 kB sectors and 64-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile data storage.
- 256-byte RAM data memory. Both the P89LPC982 and the P89LPC985 also include a 256-byte auxiliary on-chip RAM.
- 8-input multiplexed 10-bit ADC (P89LPC985, 4-input multiplexed 10-bit ADC on P89LPC983) with window comparator that can generate an interrupt for in or out of range results. Two analog comparators with selectable inputs and reference source.
- Five 16-bit counter/timers (each may be configured to toggle a port output upon timer overflow or to become a PWM output).
- A 23-bit system timer that can also be used as a real-time clock consisting of a 7-bit prescaler and a programmable and readable 16-bit timer.
- Enhanced UART with a fractional baud rate generator, break detect, framing error detection, and automatic address detection; 400 kHz byte-wide I<sup>2</sup>C-bus communication port and SPI communication port.
- High-accuracy internal RC oscillator option 7.373 MHz calibrated to ±1 %, with clock doubler option, allows operation without external oscillator components. The RC oscillator option is selectable and fine tunable.
- Watchdog timer with separate on-chip oscillator, nominal 400 kHz/25 kHz, calibrated to ±10 % at 400 kHz, requiring no external components. The watchdog prescaler is selectable from eight values.
- Pin remap for UART, I<sup>2</sup>C-bus and SPI.
- 2.4 V to 5.5 V V<sub>DD</sub> operating range.
- Enhanced low voltage (brownout) detect allows a graceful system shutdown when power fails.
- 28-pin TSSOP and PLCC packages with 23 I/O pins minimum and up to 26 I/O pins while using on-chip oscillator and reset options.



#### 2.2 Additional features

- A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI.
- Serial flash In-Circuit Programming (ICP) allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
- Serial flash In-System Programming (ISP) allows coding while the device is mounted in the end application.
- In-Application Programming (IAP) of the flash code memory. This allows changing the code in a running application.
- Clock switching on the fly among internal RC oscillator, watchdog oscillator, external clock source provides optimal support of minimal power active mode with fast switching to maximum performance.
- Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1 μA (total power-down with voltage comparators disabled).
- Integrated PMU (Power Management Unit) automatically adjusts internal regulators to minimize power consumption during Idle mode, Power-down mode and Total power-down mode. In addition, the power consumption can be further reduced in Normal or Idle mode through configuring regulators modes according to the applications.
- Active-LOW reset. On-chip power-on reset allows operation without external reset components. A software reset function is also available.
- Configurable on-chip oscillator with frequency range options selected by user programmed flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz.
- Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
- Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only.
- High current sourcing/sinking (20 mA) on eight I/O pins (P0.3 to P0.7, P1.4, P1.6, P1.7). All other port pins have high sinking capability (20 mA). A maximum limit is specified for the entire chip.
- Port 'input pattern match' detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
- Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
- Only power and ground connections are required to operate the P89LPC980/982/983/985 when internal reset option is selected.
- Four interrupt priority levels.
- Eight keypad interrupt inputs, plus two additional external interrupt inputs.
- Schmitt trigger port inputs.
- Second data pointer.
- Emulation support.

# 3. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
P89LPC980FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
P89LPC982FA	PLCC28	plastic leaded chip carrier; 28 leads	SOT261-2
P89LPC982FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
P89LPC983FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
P89LPC985FA	PLCC28	plastic leaded chip carrier; 28 leads	SOT261-2
P89LPC985FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1


# 3.1 Ordering options


Table 2. Ordering options

Type number	Flash memory	Temperature range	Frequency
P89LPC980FDH	4 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC982FA	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC982FDH	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC983FDH	4 kB	$-40~^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$	0 MHz to 18 MHz
P89LPC985FA	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC985FDH	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz


P89LPC980\_982\_983\_985 © NXP B.V. 2010. All rights reserved.


# 4. Block diagram






# 5. Functional diagram







# 6. Pinning information


# 6.1 Pinning





P89LPC980\_982\_983\_985 © NXP B.V. 2010. All rights reserved.





# 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Type	Description
	PLCC28, TSSOP28		
P0.0 to P0.7		I/O	<b>Port 0:</b> Port 0 is an 8-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="Section7.16.1">Section 7.16.1</a> "Port configurations" and <a href="Table 13">Table 13</a> "Static characteristics" for details.
			The Keypad Interrupt feature operates with Port 0 pins.
			All pins have Schmitt trigger inputs.
			Port 0 also provides various special functions as described below:
P0.0/CMP2/KBI0/	3	I/O	<b>P0.0</b> — Port 0 bit 0.
AD05/SPICLK		0	CMP2 — Comparator 2 output
		l	KBI0 — Keyboard input 0.
		I	AD05 — ADC0 channel 5 analog input. (P89LPC985)
		I/O	<b>SPICLK</b> — SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input. (pin remap)
P0.1/CIN2B/	26	I/O	<b>P0.1</b> — Port 0 bit 1.
KBI1/AD00		I	CIN2B — Comparator 2 positive input B.
			KBI1 — Keyboard input 1.
			AD00 — ADC0 channel 0 analog input. (P89LPC983/985)
P0.2/CIN2A/	25	I/O	<b>P0.2</b> — Port 0 bit 2.
KBI2/AD01			CIN2A — Comparator 2 positive input A.
		I	KBI2 — Keyboard input 2.
		I	AD01 — ADC0 channel 1 analog input. (P89LPC983/985)
P0.3/CIN1B/	24	I/O	<b>P0.3</b> — Port 0 bit 3. High current source.
KBI3/AD02/T2			CIN1B — Comparator 1 positive input B.
		I	KBI3 — Keyboard input 3.
			AD02 — ADC0 channel 2 analog input. (P89LPC983/985)
		I/O	T2 — Timer/counter 2 external count input or overflow output.
P0.4/CIN1A/	23	I/O	P0.4 — Port 0 bit 4. High current source.
KBI4/AD03		I	CIN1A — Comparator 1 positive input A.
		I	KBI4 — Keyboard input 4.
		I	AD03 — ADC0 channel 3 analog input. (P89LPC983/985)
P0.5/CMPREF/	22	I/O	<b>P0.5</b> — Port 0 bit 5. High current source.
KBI5/T3		I	CMPREF — Comparator reference (negative) input.
		I	KBI5 — Keyboard input 5.
		I/O	T3 — Timer/counter 3 external count input or overflow output.

Table 3. Pin description ...continued

Symbol	Pin	Туре	Description
	PLCC28, TSSOP28		
P0.6/CMP1/KBI6	20	I/O	P0.6 — Port 0 bit 6. High current source.
		0	CMP1 — Comparator 1 output.
		I	KBI6 — Keyboard input 6.
P0.7/KBI7/T1	19	I/O	P0.7 — Port 0 bit 7. High current source.
		I/O	T1 — Timer/counter 1 external count input or overflow output.
		I	KBI7 — Keyboard input 7.
P1.0 to P1.7		I/O, I [1]	Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to <a href="Section7.16.1">Section 7.16.1</a> "Port configurations" and <a (static="" a="" characteristics")<="" href="Table 13"> for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only.  All pins have Schmitt trigger inputs.</a>
			Port 1 also provides various special functions as described below:
P1.0/TXD	18	I/O	<b>P1.0</b> — Port 1 bit 0.
D4.4/DVD/T0EV	4-7	0	TXD — Transmitter output for serial port.
P1.1/RXD/T2EX	17	I/O	<b>P1.1</b> — Port 1 bit 1.
		<u> </u>	RXD — Receiver input for serial port.
D4 0/001/T0	40	1	T2EX — Timer/counter 2 external capture input.
P1.2/SCL/T0	12	1/0	P1.2 — Port 1 bit 2 (open-drain when used as output).
		I/O	<b>T0</b> — Timer/counter 0 external count input or overflow output (open-drain when used as output).
		I/O	SCL — I <sup>2</sup> C-bus serial clock input/output.
P1.3/INT0/SDA/	11	I/O	P1.3 — Port 1 bit 3 (open-drain when used as output).
T4		l	INTO — External interrupt 0 input.
		I/O	SDA — I <sup>2</sup> C-bus serial data input/output.
		I/O	<b>T4</b> — Timer/counter 4 external count input or overflow output.
P1.4/INT1/T4EX/	10	I/O	P1.4 — Port 1 bit 4. High current source.
SS		l	INT1 — External interrupt 1 input.
		I	T4EX — Timer/counter 4 external capture input.
		I	SS — SPI Slave select. (pin remap)
P1.5/RST	6	I	<b>P1.5</b> — Port 1 bit 5 (input only).
		I	RST — External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force ISP mode.
P1.6/MISO	5	I/O	P1.6 — Port 1 bit 6. High current source.
		I/O	<b>MISO</b> — SPI master in slave out. When configured as master, this pin is input, when configured as slave, this pin is output. (pin remap)

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
	PLCC28, TSSOP28		
P1.7/AD04/T3EX/	4	I/O	P1.7 — Port 1 bit 7. High current source.
MOSI		ı	AD04 — ADC0 channel 4 analog input. (P89LPC985)
		ı	T3EX — Timer/counter 3 external capture input.
		I/O	<b>MOSI</b> — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input. (pin remap)
P2.0 to P2.7		I/O	<b>Port 2:</b> Port 2 is an 8-bit I/O port with a user-configurable output type. During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="Section 7.16.1">Section 7.16.1</a> "Port configurations" and <a href="Table 13">Table 13</a> "Static characteristics" for details.
			All pins have Schmitt trigger inputs.
			Port 2 also provides various special functions as described below:
P2.0/AD07/TXD	1	I/O	<b>P2.0</b> — Port 2 bit 0.
		I	AD07 — ADC0 channel 7 analog input. (P89LPC985)
		0	TXD — Transmitter output for serial port. (pin remap)
P2.1/AD06/RXD	2	I/O	<b>P2.1</b> — Port 2 bit 1.
		I	AD06 — ADC0 channel 6 analog input. (P89LPC985)
		I	RXD — Receiver input for serial port. (pin remap)
P2.2/MOSI	13	I/O	<b>P2.2</b> — Port 2 bit 2.
		I/O	<b>MOSI</b> — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input.
P2.3/MISO	14	I/O	<b>P2.3</b> — Port 2 bit 3.
		I/O	<b>MISO</b> — SPI master in slave out. When configured as master, this pin is input, when configured as slave, this pin is output.
P2.4/SS	15	I/O	<b>P2.4</b> — Port 2 bit 4.
		I	SS — SPI Slave select.
P2.5/SPICLK	16	I/O	<b>P2.5</b> — Port 2 bit 5.
		I/O	<b>SPICLK</b> — SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input.
P2.6/SCL	27	I/O	<b>P2.6</b> — Port 2 bit 6.
		I/O	SCL — I <sup>2</sup> C-bus serial clock input/output. (pin remap)
P2.7/SDA	28	I/O	<b>P2.7</b> — Port 2 bit 7.
		I/O	SDA — I <sup>2</sup> C-bus serial data input/output. (pin remap)
P3.0 to P3.1		I/O	<b>Port 3:</b> Port 3 is a 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="Section 7.16.1">Section 7.16.1</a> "Port configurations" and <a href="Table 13">Table 13</a> "Static characteristics" for details.
			All pins have Schmitt trigger inputs.
			Port 3 also provides various special functions as described below:

Table 3. Pin description ...continued

Symbol	Pin	Туре	Description
	PLCC28, TSSOP28		
P3.0/XTAL2/	9	I/O	<b>P3.0</b> — Port 3 bit 0.
CLKOUT		0	<b>XTAL2</b> — Output from the oscillator amplifier (when a crystal oscillator option is selected via the flash configuration.
		0	<b>CLKOUT</b> — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer.
P3.1/XTAL1	8	I/O	<b>P3.1</b> — Port 3 bit 1.
		I	<b>XTAL1</b> — Input to the oscillator circuit and internal clock generator circuits (when selected via the flash configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, <b>and</b> if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer.
V <sub>SS</sub>	7	I	Ground: 0 V reference.
$V_{DD}$	21	1	<b>Power supply:</b> This is the power supply voltage for normal operation as well as Idle and Power-down modes.

<sup>[1]</sup> Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

# 7. Functional description

**Remark:** Please refer to the P89LPC980/982/983/985 *User manual* for a more detailed functional description.

# 7.1 Special function registers

Remark: SFR accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0' or '1' can **only** be written and read as follows:
  - '-' Unless otherwise specified, must be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
  - '0' must be written with '0', and will return a '0' when read.
  - '1' must be written with '1', and will return a '1' when read.

**NXP Semiconductors** 

Table 4. Special function registers - P89LPC980/982 \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit function	ns and addr	esses						Reset	value
Name 985 985 985		addr.	MSB							LSB	Hex	Binary
מ	Bit a	address	E7	<b>E</b> 6	E5	E4	E3	E2	E1	E0		
ACC*	Accumulator	E0H									00	0000 0000
AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00	0000 00x0
	Bit a	address	F7	F6	F5	F4	F3	F2	F1	F0		
B*	B register	F0H									00	0000 0000
BRGR0[1]	Baud rate generator 0 rate low	BEH									00	0000 0000
BRGR1 <sup>[1]</sup>	Baud rate generator 0 rate high	BFH									00	0000 0000
BRGCON	Baud rate generator 0 control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00[1]	xxxx xx00
CMP1	Comparator 1 control register	ACH	-	-	CE1	CP1	CN1	OE1	CO1	CMF1	00[2]	xx00 0000
CMP2	Comparator 2 control register	ADH	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00[2]	xx00 0000
DIVM	CPU clock divide-by-M control	95H									00	0000 0000
DPTR	Data pointer (2 bytes)											
DPH	Data pointer high	83H									00	0000 0000
DPL	Data pointer low	82H									00	0000 0000
FMADRH	Program flash address high	E7H									00	0000 0000
FMADRL	Program flash address low	E6H									00	0000 0000

**Table 4. Special function registers - P89LPC980/982** ...continued \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit function	ns and addr	esses						Reset	value
		addr.	MSB							LSB	Hex	Binary
FMCON	Program flash control (Read)	E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
	Program flash control (Write)	E4H	FMCMD.7	FMCMD.6	FMCMD.5	FMCMD.4	FMCMD.3	FMCMD.2	FMCMD.1	FMCMD.0		
FMDATA	Program flash data	E5H									00	0000 0000
I2ADR	I <sup>2</sup> C-bus slave address register	DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 0000
	Bit a	ddress	DF	DE	DD	DC	DB	DA	D9	D8		
I2CON*	I <sup>2</sup> C-bus control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x0
I2DAT	l <sup>2</sup> C-bus data register	DAH										
I2SCLH	Serial clock generator/SCL duty cycle register high	DDH									00	0000 0000
I2SCLL	Serial clock generator/SCL duty cycle register low	DCH									00	0000 0000
I2STAT	I <sup>2</sup> C-bus status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 1000
	Bit a	ddress	AF	AE	AD	AC	AB	AA	A9	A8		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 0000
	Bit a	address	EF	EE	ED	EC	EB	EA	<b>E9</b>	E8		
IEN1*	Interrupt enable 1	E8H	-	EST	-	EXTIM	ESPI	EC	EKBI	EI2C	00[2]	00x0 0000
	Bit a	ddress	BF	BE	BD	ВС	ВВ	ВА	<b>B</b> 9	B8		
IP0*	Interrupt priority 0	В8Н	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00[2]	x000 0000
IP0H	Interrupt priority 0 high	В7Н	-	PWDRTH	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00[2]	x000 0000
	Bit a	ddress	FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	-	PST	-	PXTIM	PSPI	PC	PKBI	PI2C	00[2]	00x0 0000

Table 4. Special function registers - P89LPC980/982 ...continued

* indicates	SFRs t	that are	bit add	lressable.
-------------	--------	----------	---------	------------

Name	Description	SFR	Bit function	ns and addr	esses						Reset	value
9 9 83		addr.	MSB							LSB	Hex	Binary
<sup>§</sup> IP1H	Interrupt prior high	rity 1 F7H	-	PSTH	-	PXTIMH	PSPIH	PCH	PKBIH	PI2CH	00[2]	00x0 0000
KBCON	Keypad contr register	ol 94H	-	-	-	-	-	-	PATN _SEL	KBIF	00[2]	xxxx xx00
KBMASK	Keypad interr mask register	•									00	0000 0000
KBPATN	Keypad patte register	rn 93H									FF	1111 1111
		Bit address	87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5/T3	CIN1A /KB4	CIN1B /KB3/T2	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0	[2]	
		Bit address	97	96	95	94	93	92	91	90		
P1*	Port 1	90H	T3EX	-	RST	INT1/T4E X	INT0/SDA/ T4	T0/SCL	RXD/T2EX	TXD	[2]	
		Bit address	A7	A6	A5	<b>A4</b>	A3	A2	<b>A</b> 1	Α0		
P2*	Port 2	A0H	-	-	SPICLK	SS	MISO	MOSI	-	-	[2]	
		Bit address	B7	B6	B5	B4	В3	B2	B1	В0		
P3*	Port 3	В0Н	-	-	-	-	-	-	XTAL1	XTAL2	[2]	
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF[2]	1111 1111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00[2]	0000 0000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[2]	11x1 xx11
P1M2	Port 1 output mode 2	92H	(P1M2.7)	(P1M2.6)	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00[2]	00x0 xx00
P2M1	Port 2 output mode 1	A4H	(P2M1.7)	(P2M1.6)	(P2M1.5)	(P2M1.4)	(P2M1.3)	(P2M1.2)	(P2M1.1)	(P2M1.0)	FF[2]	1111 1111
P2M2	Port 2 output mode 2	A5H	(P2M2.7)	(P2M2.6)	(P2M2.5)	(P2M2.4)	(P2M2.3)	(P2M2.2)	(P2M2.1)	(P2M2.0)	00[2]	0000 0000

**Table 4. Special function registers - P89LPC980/982** ...continued \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functions and addresses								Reset	value
		addr.	MSB							LSB	Hex	Binary
P3M1	Port 3 output mode 1	В1Н	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)	03[2]	xxxx xx11
P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00[2]	xxxx xx00
PCON	Power control register	87H	SMOD1	SMOD0	-	BOI	GF1	GF0	PMOD1	PMOD0	00	0000 0000
PCONA	Power control register A	B5H	RTCPD	-	VCPD	-	I2PD	SPPD	SPD	-	00[2]	0000 0000
PINCON	Pin remap control register	CFH	-	-	-	-	-	UART	SPI	I2C	00[2]	0000 0000
PMUCON	Power Management Unit control register	FAH	LPMOD	-	-	-	-	-	-	HCOK		0xxx xxx1
	Bit a	address	D7	D6	D5	D4	D3	D2	D1	D0		
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	0000 0000
PT0AD	Port 0 digital input disable	F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00 000x
PWMD2H	PWM Free Cycle Register 2 High Byte	AEH									00	0000 0000
PWMD2L	PWM Free Cycle Register 2 Low Byte	AFH									00	0000 0000
PWMD3H	PWM Free Cycle Register 3 High Byte	E9H									00	0000 0000
PWMD3L	PWM Free Cycle Register 3 Low Byte	EAH									00	0000 0000
PWMD4H	PWM Free Cycle Register 4 High Byte	AAH									00	0000 0000

**Table 4. Special function registers - P89LPC980/982** ...continued \* indicates SFRs that are bit addressable. Table 4.

Name	Description	SFR	Bit function	Bit functions and addresses								Reset value	
Name		addr.	MSB							LSB	Hex	Binary	
PWMD4L	PWM Free Cycle Register 4 Low Byte	ABH									00	0000 0000	
RCAP2H	Capture Register 2 High Byte	FCH									00	0000 0000	
RCAP2L	Capture Register 2 Low Byte	FBH									00	0000 0000	
RCAP3H	Capture Register 3 High Byte	ECH									00	0000 0000	
RCAP3L	Capture Register 3 Low Byte	EBH									00	0000 0000	
RCAP4H	Capture Register 4 High Byte	CAH									00	0000 0000	
RCAP4L	Capture Register 4 Low Byte	C9H									00	0000 0000	
RSTSRC	Reset source register	DFH	-	BOIF	BORF	POF	R_KB	R_WD	R_SF	R_EX	[3]		
RTCCON	RTC control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60[2][4]	011x xx00	
RTCH	RTC register high	D2H									00[4]	0000 0000	
RTCL	RTC register low	D3H									00[4]	0000 0000	
SADDR	Serial port address register	A9H									00	0000 0000	
SADEN	Serial port address enable	В9Н									00	0000 0000	
SBUF	Serial Port data buffer register	99H									xx	XXXX XXXX	
	Bit a	address	9F	9E	9D	9C	9B	9A	99	98			
SCON*	Serial port control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00	0000 0000	
SCON* SSTAT SP	Serial port extended status register	BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	0000 0000	
SP	Stack pointer	81H									07	0000 0111	

**Table 4. Special function registers - P89LPC980/982** ...continued \* indicates SFRs that are bit addressable. Table 4.

Name	Description	SFR	Bit function	ns and addr	esses						Rese	t value
		addr.	MSB							LSB	Hex	Binary
SPCTL	SPI control register	E2H	SSIG	SPEN	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	04	0000 0100
SPSTAT	SPI status register	E1H	SPIF	WCOL	-	-	-	-	-	-	00	00xx xxxx
SPDAT	SPI data register	E3H									00	0000 0000
TAMOD	Timer 0 and 1 auxiliary mode	8FH	-	-	-	T1M2	-	-	-	T0M2	00	xxx0 xxx0
	Bit	address	8F	8E	8D	8C	8B	8A	89	88		
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00	0000 0000
TH0	Timer 0 high	8CH									00	0000 0000
TH1	Timer 1 high	8DH									00	0000 0000
TL0	Timer 0 low	8AH									00	0000 0000
TL1	Timer 1 low	8BH									00	0000 0000
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	T0M0	00	0000 0000
T2CON	Timer/Counter 2 Control	FFH	PSEL2	ENT2	TIEN2	PWM2	EXEN2	TR2	C/NT2	CP/NRL2	00	0000 0000
TH2	Timer/Counter 2 High Byte	FEH									00	0000 0000
TL2	Timer/Counter 2 Low Byte	FDH									00	0000 0000
T3CON	Timer/Counter 3 Control	EFH	PSEL3	ENT3	TIEN3	PWM3	EXEN3	TR3	C/NT3	CP/NRL3	00	0000 0000
TH3	Timer/Counter 3 High Byte	EEH									00	0000 0000
TL3	Timer/Counter 3 Low Byte	EDH									00	0000 0000
T4CON	Timer/Counter 2 Control	CDH	PSEL4	ENT4	TIEN4	PWM4	EXEN4	TR4	C/NT4	CP/NRL4	00	0000 0000
TH4	Timer/Counter 4 High Byte	CCH									00	0000 0000

NXP

Semiconductors

Name	Description	SFR	Bit function	Bit functions and addresses							Reset value		
		addr.	MSB							LSB	Hex	Binary	
TL4	Timer/Counter 4 Low Byte	СВН									00	0000 0000	
TINTF	Timer/Counters 2/3/4 Overflow and External Flags	CEH	-	-	TF4	EXF4	TF3	EXF3	TF2	EXF2	00	0000 0000	
TRIM	Internal oscillator trim register	96H	RCCLK	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	[4][5]		
WDCON	Watchdog control register	А7Н	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	[4][6]		
WDL	Watchdog load	C1H									FF	1111 1111	
WFEED1	Watchdog feed 1	C2H											
WFEED2	Watchdog feed 2	СЗН											

- [1] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
- [2] All ports are in input only (high-impedance) state after power-up.
- [3] The RSTSRC register reflects the cause of the P89LPC980/982/983/985 reset except BOIF bit. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is x011 0000.
- [4] The only reset sources that affect these SFRs are power-on reset and watchdog reset.
- [5] On power-on reset and watchdog reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- [6] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.

Table 5.

register RTCDATH Real-time clock

high RTCDATL Real-time clock

data register

data register low

8-bit microcontroller with accelerated two-clock 80C51 core

NXP

Semiconductors

00

00

0000 0000

0000 0000

Name SFR Bit functions and addresses Reset value Description addr. **MSB** LSB Hex **Binary** [2] BOICFG2 BOICFG1 BOICFG0 BODCFG BOD FFC8H configuration register **CLOCK Control** FFDEH **CLKOK** WDMOD **XTALWD** CLKDBL FOSC2 FOSC1 FOSC0 [3] 1000 xxxx CLKCON register REFS4 **FFCBH** REFS3 REFS2 REFS0 CMPREF Comparator REFS5 REFS1 00 0000 0000 reference

[1] Extended SFRs are physically located on-chip but logically located in external data memory address space (XDATA). The MOVX A, @DPTR and MOVX @DPTR, A instructions are used to access these extended SFRs.

[2] The BOICFG2/1/0 will be copied from UCFG1.5 to UCFG1.3 when power-on reset.

FFBFH

**FFBEH** 

Extended special function registers - P89LPC980/982[1]

[3] CLKCON register reset value comes from UCFG1. The reset value of CLKCON.2 to CLKCON.0 come from UCFG1.2 to UCFG1.0 and reset value of CLKDBL bit comes from UCFG1.7.

NXP

Semiconductors

**Table 6. Special function registers - P89LPC983/985** \* *indicates SFRs that are bit addressable.* Table 6.

Name	Description	SFR	Bit function	Bit functions and addresses								
		addr.	MSB							LSB	Hex	Binary
	Bit	address	E7	<b>E6</b>	<b>E</b> 5	E4	E3	E2	E1	E0		
ACC*	Accumulator	E0H									00	0000 0000
AD0CON	A/D control register 0	97H	ENBI0	ENADCI0	TMM10	EDGE0	ADCI0	ENADC0	ADCS01	ADCS00	00	0000 0000
AD0INS	A/D input select	АЗН	AIN07	AIN06	AIN05	AIN04	AIN03	AIN02	AIN01	AIN00	00	0000 0000
AD0MODA	A/D mode register A	C0H	BNDI0	BURST0	SCC0	SCAN0	-	-	-	-	00	0000 0000
AD0MODB	A/D mode register B	A1H	CLK2	CLK1	CLK0	INBND0	-	-	BSA0	FCIIS	00	000x 0000
AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00	0000 00x0
	Bit	address	F7	F6	F5	F4	F3	F2	F1	F0		
B*	B register	F0H									00	0000 0000
BRGR0[1]	Baud rate generator 0 rate low	BEH									00	0000 0000
BRGR1 <sup>11</sup>	Baud rate generator 0 rate high	BFH									00	0000 0000
BRGCON	Baud rate generator 0 control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00[1]	xxxx xx00
CMP1	Comparator 1 control register	ACH	-	-	CE1	CP1	CN1	OE1	CO1	CMF1	00[2]	xx00 0000
CMP2	Comparator 2 control register	ADH	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00[2]	xx00 0000
DIVM	CPU clock divide-by-M control	95H									00	0000 0000
DPTR	Data pointer (2 bytes)											
DPH	Data pointer high	83H									00	0000 0000

**NXP Semiconductors** 

**Table 6. Special function registers - P89LPC983/985** ...continued \* indicates SFRs that are bit addressable. Table 6.

Name	Description	SFR	Bit functio	ns and add	resses						Reset	value
Name		addr.	MSB							LSB	Hex	Binary
DPL	Data pointer low	82H									00	0000 0000
FMADRH	Program flash address high	E7H									00	0000 0000
FMADRL	Program flash address low	E6H									00	0000 0000
FMCON	Program flash control (Read)	E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
	Program flash control (Write)	E4H	FMCMD.7	FMCMD.6	FMCMD.5	FMCMD.4	FMCMD.3	FMCMD.2	FMCMD.1	FMCMD.0		
FMDATA	Program flash data	E5H									00	0000 0000
I2ADR	I <sup>2</sup> C-bus slave address register	DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 0000
	Bit	address	DF	DE	DD	DC	DB	DA	D9	D8		
I2CON*	I <sup>2</sup> C-bus control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x0
I2DAT	I <sup>2</sup> C-bus data register	DAH										
I2SCLH	Serial clock generator/SCL duty cycle register high	DDH									00	0000 0000
I2SCLL	Serial clock generator/SCL duty cycle register low	DCH									00	0000 0000
I2STAT	I <sup>2</sup> C-bus status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 1000
	Bit	address	AF	AE	AD	AC	AB	AA	A9	A8		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 0000
	Bit	address	EF	EE	ED	EC	EB	EA	E9	E8		
IEN1*	Interrupt enable 1	E8H	EAD	EST	-	EXTIM	ESPI	EC	EKBI	EI2C	00[2]	00x0 0000

**Table 6. Special function registers - P89LPC983/985** ...continued \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functio	ns and add	resses						Reset v	value
		addr.	MSB							LSB	Hex	Binary
	E	Bit address	BF	BE	BD	ВС	ВВ	ВА	В9	B8		'
IP0*	Interrupt priorit 0	ty B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00[2]	x000 0000
IP0H	Interrupt priorit 0 high	ty B7H	-	PWDRTH	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00[2]	x000 0000
	Е	Bit address	FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priorit	ty F8H	PAD	PST	-	PXTIM	PSPI	PC	PKBI	PI2C	00[2]	00x0 0000
IP1H	Interrupt priorit	ty F7H	PAH	PSTH	-	PXTIMH	PSPIH	PCH	PKBIH	PI2CH	00[2]	00x0 0000
KBCON	Keypad contro register	l 94H	-	-	-	-	-	-	PATN _SEL	KBIF	00[2]	xxxx xx00
KBMASK	Keypad interru mask register	pt 86H									00	0000 0000
KBPATN	Keypad patteri register	n 93H									FF	1111 1111
	E	Bit address	87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5/T3	CIN1A /KB4	CIN1B /KB3/T2	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0	[2]	
	E	Bit address	97	96	95	94	93	92	91	90		
P1*	Port 1	90H	T3EX	-	RST	INT1/T4E X	INT0/SDA /T4	T0/SCL	RXD/T2E X	TXD	[2]	
	Е	Bit address	A7	A6	A5	A4	А3	A2	A1	Α0		
P2*	Port 2	A0H	-	-	SPICLK	SS	MISO	MOSI	-	-	[2]	
	Е	Bit address	B7	B6	B5	B4	В3	B2	B1	В0		
P3*	Port 3	вон	-	-	-	-	-	-	XTAL1	XTAL2	<u>[2]</u>	
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF[2]	1111 1111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00[2]	0000 0000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[2]	11x1 xx11

**Table 6. Special function registers - P89LPC983/985** ...continued \* indicates SFRs that are bit addressable. Table 6.

Name	Description	SFR	Bit functions and addresses									/alue
		addr.	MSB							LSB	Hex	Binary
P1M2	Port 1 output mode 2	92H	(P1M2.7)	(P1M2.6)	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00[2]	00x0 xx00
P2M1	Port 2 output mode 1	A4H	(P2M1.7)	(P2M1.6)	(P2M1.5)	(P2M1.4)	(P2M1.3)	(P2M1.2)	(P2M1.1)	(P2M1.0)	FF[2]	1111 1111
P2M2	Port 2 output mode 2	A5H	(P2M2.7)	(P2M2.6)	(P2M2.5)	(P2M2.4)	(P2M2.3)	(P2M2.2)	(P2M2.1)	(P2M2.0)	00[2]	0000 0000
P3M1	Port 3 output mode 1	B1H	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)	03[2]	xxxx xx11
P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00[2]	xxxx xx00
PCON	Power control register	87H	SMOD1	SMOD0	-	BOI	GF1	GF0	PMOD1	PMOD0	00	0000 0000
PCONA	Power control register A	B5H	RTCPD	-	VCPD	ADPD	I2PD	SPPD	SPD	-	00[2]	0000 0000
PINCON	Pin remap control register	CFH	-	-	-	-	-	UART	SPI	I2C	00[2]	0000 0000
PMUCON	Power Management Unit control register	FAH	LPMOD	-	-	-	-	-	-	HCOK		0xxx xxx1
	Bit	address	D7	D6	D5	D4	D3	D2	D1	D0		
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	0000 0000
PT0AD	Port 0 digital input disable	F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00 000x
PWMD2H	PWM Free Cycle Register 2 High Byte	AEH									00	0000 0000
PWMD2L	PWM Free Cycle Register 2 Low Byte	AFH									00	0000 0000
PWMD3H	PWM Free Cycle Register 3 High Byte	E9H									00	0000 0000

NXP

Semiconductors

**Table 6. Special function registers - P89LPC983/985** ...continued \* indicates SFRs that are bit addressable. Table 6.

Name	Description	SFR		ons and add	roccoc						Reset v	aluo
Name  PWMD31	Description	addr.	MSB	nis anu auu	162262					LSB	Hex	Binary
PWMD3L	PWM Free Cycle Register 3 Low Byte	EAH	02							202	00	0000 0000
PWMD4H	PWM Free Cycle Register 4 High Byte	AAH									00	0000 0000
PWMD4L	PWM Free Cycle Register 4 Low Byte	ABH									00	0000 0000
RCAP2H	Capture Register 2 High Byte	FCH									00	0000 0000
RCAP2L	Capture Register 2 Low Byte	FBH									00	0000 0000
RCAP3H	Capture Register 3 High Byte	ECH									00	0000 0000
RCAP3L	Capture Register 3 Low Byte	EBH									00	0000 0000
RCAP4H	Capture Register 4 High Byte	CAH									00	0000 0000
RCAP4L	Capture Register 4 Low Byte	C9H									00	0000 0000
RSTSRC	Reset source register	DFH	-	BOIF	BORF	POF	R_KB	R_WD	R_SF	R_EX	[3]	
RTCCON	RTC control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60[2][4]	011x xx00
RTCH	RTC register high	D2H									00[4]	0000 0000
RTCL	RTC register low	D3H									00[4]	0000 0000
RTCCON RTCH RTCL SADDR	Serial port address register	А9Н									00	0000 0000

**Table 6. Special function registers - P89LPC983/985** ...continued \* indicates SFRs that are bit addressable. Table 6.

Name  SADEN	Description	SFR	Bit function	ns and add	resses						Reset	value
29 983		addr.	MSB							LSB	Hex	Binary
SADEN	Serial port address enable	В9Н									00	0000 0000
SBUF	Serial Port data buffer register	99H									xx	xxxx xxxx
	Bit	address	9F	9E	9D	9C	9B	9A	99	98		
SCON*	Serial port control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00	0000 0000
SSTAT	Serial port extended status register	ВАН	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	0000 0000
SP	Stack pointer	81H									07	0000 0111
SPCTL	SPI control register	E2H	SSIG	SPEN	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	04	0000 0100
SPSTAT	SPI status register	E1H	SPIF	WCOL	-	-	-	-	-	-	00	00xx xxxx
SPDAT	SPI data register	E3H									00	0000 0000
	Bit	address	8F	8E	8D	8C	8B	8A	89	88		
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00	0000 0000
TH0	Timer 0 high	8CH									00	0000 0000
TH1	Timer 1 high	8DH									00	0000 0000
TL0	Timer 0 low	8AH									00	0000 0000
TL1	Timer 1 low	8BH									00	0000 0000
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	T0M0	00	0000 0000
T2CON	Timer/Counter 2 Control	FFH	PSEL2	ENT2	TIEN2	PWM2	EXEN2	TR2	C/NT2	CP/NRL2	00	0000 0000
TH2	Timer/Counter 2 High Byte	FEH									00	0000 0000
TH2 TL2	Timer/Counter 2 Low Byte	FDH									00	0000 0000
T3CON	Timer/Counter 3 Control	EFH	PSEL3	ENT3	TIEN3	PWM3	EXEN3	TR3	C/NT3	CP/NRL3	00	0000 0000

8-bit microcontroller with accelerated two-clock 80C51 core

 Table 6.
 Special function registers - P89LPC983/985 ...continued

\* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functio	ns and addı	resses						Reset	value
		addr.	MSB							LSB	Hex	Binary
TH3	Timer/Counter 3 High Byte	EEH									00	0000 0000
TL3	Timer/Counter 3 Low Byte	EDH									00	0000 0000
T4CON	Timer/Counter 2 Control	CDH	PSEL4	ENT4	TIEN4	PWM4	EXEN4	TR4	C/NT4	CP/NRL4	00	0000 0000
TH4	Timer/Counter 4 High Byte	CCH									00	0000 0000
TL4	Timer/Counter 4 Low Byte	СВН									00	0000 0000
TINTF	Timer/Counters 2/3/4 Overflow and External Flags	CEH	-	-	TF4	EXF4	TF3	EXF3	TF2	EXF2	00	0000 0000
TRIM	Internal oscillator trim register	96H	RCCLK	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	[4][5]	
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	[4][6]	
WDL	Watchdog load	C1H									FF	1111 1111
WFEED1	Watchdog feed 1	C2H										
WFEED2	Watchdog feed 2	СЗН										

- [1] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
- [2] All ports are in input only (high-impedance) state after power-up.
- [3] The RSTSRC register reflects the cause of the P89LPC980/982/983/985 reset except BOIF bit. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is x011 0000.
- [4] The only reset sources that affect these SFRs are power-on reset and watchdog reset.
- [5] On power-on reset and watchdog reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- [6] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.

Table 7. Extended special function registers - P	89LPC983/985[1]
--	-----------------

Name	Description	SFR addr.	Bit functions and addresses		Reset v	alue
			MSB	LSB	Hex	Binary
AD0DA	TOL ADC0 data register 0, left (MSB)	FFFFH	AD0DAT0 [9:2]		00	0000 0000
AD0DA	TOR ADC0 data register 0, right (LSB)	FFFEH	AD0DAT0 [7:0]		00	0000 000
AD0DA	T1L ADC0 data register 1, left (MSB)	FFFDH :	AD0DAT1 [9:2]		00	0000 0000
AD0DA	T1R ADC0 data register 1, right (LSB)	FFFCH	AD0DAT1 [7:0]		00	0000 0000
AD0DA	T2L ADC0 data register 2, left (MSB)	FFFBH !	AD0DAT2 [9:2]		00	0000 0000
AD0DA	T2R ADC0 data register 2, right (LSB)	FFFAH	AD0DAT2 [7:0]		00	0000 0000
AD0DA	T3L ADC0 data register 3, left (MSB)	FFF9H	AD0DAT3 [9:2]		00	0000 0000
AD0DA	T3R ADC0 data register 3, right (LSB)	FFF8H	AD0DAT3 [7:0]		00	0000 0000
AD0DA	T4L ADC0 data register 4, left (MSB)	FFF7H	AD0DAT4 [9:2]		00	0000 0000
AD0DA	T4R ADC0 data register 4, right (LSB)	FFF6H	AD0DAT4 [7:0]		00	0000 0000
AD0DA	T5L ADC0 data register 5, left (MSB)	FFF5H	AD0DAT5 [9:2]		00	0000 0000
AD0DA	T5R ADC0 data register 5, right (LSB)	FFF4H	AD0DAT5 [7:0]		00	0000 0000

Q
ᅙ
×
_
_
മ
_
ata
m
<u></u>
_
ѫ
Œ
ന
=
_

Rev. 4 — 15 June 2010

0
XP
B. <
2010
A
rights rese
rese

Name	Description	SFR addr.	Bit functio	Reset value								
			MSB							LSB	Hex	Binary
AD0DAT6L	ADC0 data register 6, left (MSB)	FFF3H					AD0DAT6 [9:2]				00	0000 0000
AD0DAT6R	ADC0 data register 6, right (LSB)	FFF2H					AD0DAT6 [7:0]				00	0000 0000
AD0DAT7L	ADC0 data register 7, left (MSB)	FFF1H		AD0DAT7 [9:2]							00	0000 0000
AD0DAT7R	ADC0 data register 7, right (LSB)	FFF0H					AD0DAT7 [7:0]				00	0000 0000
ADC0HBND	ADC0 high boundary register	FFEFH									FF	1111 1111
ADC0LBND	ADC0 Low boundary register	FFEEH									00	0000 0000
BNDSTA0	ADC0 boundary status register	FFEDH	BST07	BST06	BST05	BST04	BST03	BST02	BST01	BST00		
BODCFG	BOD configuration register	FFC8H	-	-	-	-	-	BOICFG2	BOICFG1	BOICFG0	[2]	
CLKCON	CLOCK Control register	FFDEH	CLKOK	-	WDMOD	XTALWD	CLKDBL	FOSC2	FOSC1	FOSC0	[3]	1000 xxxx

Extended special function registers - P89LPC983/985[1] ...continued

Table 7. Extended special function registers - P89LPC983/985[1] ...continued

Name	Description	SFR addr.	Bit function	Bit functions and addresses								Reset value	
			MSB							LSB	Hex	Binary	
CMPREF	Comparator reference register	FFCBH	-	REFS5	REFS4	REFS3	-	REFS2	REFS1	REFS0	00	0000 0000	
RTCDATH	Real-time clock data register high	FFBFH									00	0000 0000	
RTCDATL	Real-time clock data register low	FFBEH									00	0000 0000	

<sup>[1]</sup> Extended SFRs are physically located on-chip but logically located in external data memory address space (XDATA). The MOVX A,@DPTR and MOVX @DPTR,A instructions are used to access these extended SFRs.

<sup>[2]</sup> The BOICFG2/1/0 will be copied from UCFG1.5 to UCFG1.3 when power-on reset.

<sup>[3]</sup> CLKCON register reset value comes from UCFG1. The reset value of CLKCON.2 to CLKCON.0 come from UCFG1.2 to UCFG1.0 and reset value of CLKDBL bit comes from UCFG1.7.

#### 7.2 Enhanced CPU

The P89LPC980/982/983/985 uses an enhanced 80C51 CPU which runs at six times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

#### 7.3 Clocks

#### 7.3.1 Clock definitions

The P89LPC980/982/983/985 device has several internal clocks as defined below:

**OSCCLK** — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see <u>Figure 9</u>) and can also be optionally divided to a slower frequency (see <u>Section 7.11 "CCLK modification: DIVM register"</u>).

Remark: fosc is defined as the OSCCLK frequency.

**CCLK** — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

**RCCLK** — The internal 7.373 MHz RC oscillator output. The clock doubler option, when enabled, provides an output frequency of 14.746 MHz.

**PCLK** — Clock for the various peripheral devices and is <sup>CCLK</sup>/<sub>2</sub>.

#### 7.3.2 CPU clock (OSCCLK)

The P89LPC980/982/983/985 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the flash is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source.

### 7.4 Crystal oscillator option

The crystal oscillator option can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 18 MHz. It can be the clock source of OSCCLK and RTC. The low speed oscillator option can be the clock source of the WDT.

#### 7.4.1 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

#### 7.4.2 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

#### 7.4.3 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration.

33 of 85

# 7.5 Clock output

The P89LPC980/982/983/985 supports a user-selectable clock output function on the P3.0/XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if another clock source has been selected (on-chip RC oscillator, watchdog oscillator, external clock input on XTAL1) and if the RTC and WDT are not using the crystal oscillator as their clock source. This allows external devices to synchronize to the P89LPC980/982/983/985. This output is enabled by the ENCLK bit in the TRIM register.

The frequency of this clock output is  $\frac{1}{2}$  that of the CCLK. If the clock output is not needed in Idle mode, it may be turned off prior to entering Idle, saving additional power.

# 7.6 On-chip RC oscillator option

The P89LPC980/982/983/985 has a 6-bit TRIM register that can be used to tune the frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory preprogrammed value to adjust the oscillator frequency to 7.373 MHz  $\pm$  1 % at room temperature. End-user applications can write to the TRIM register to adjust the on-chip RC oscillator to other frequencies. When the clock doubler option is enabled (UCFG2.7 = 1), the output frequency is 14.746 MHz. If CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to reduce power consumption. On reset, CLKLP is logic 0 allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower. When clock doubler option is enabled, BOE0 to BOE2 bits (UCFG1[3:5]) are required to hold the device in reset at power-up until  $V_{\rm DD}$  has reached its specified level.

### 7.7 Watchdog oscillator option


The watchdog has a separate oscillator which provides two options: 400 kHz and 25 kHz. It is calibrated to  $\pm 10$  % at 400 kHz. The oscillator can be used to save power when a high clock frequency is not needed.

## 7.8 External clock input option

In this configuration, the processor clock is derived from an external source driving the P3.1/XTAL1 pin. The rate may be from 0 Hz up to 18 MHz. The P3.0/XTAL2/CLKOUT pin may be used as a standard port pin or a clock output. When using an oscillator frequency above 12 MHz, BOE0 to BOE2 bits (UCFG1[3:5]) are required to hold the device in reset at power-up until  $V_{\rm DD}$  has reached its specified level.

# 7.9 Clock source switching on the fly

P89LPC980/982/983/985 can implement clock switching on any sources of watchdog oscillator, 7 MHz/14 MHz internal RC oscillator, crystal oscillator and external clock input during code is running. CLKOK bit in CLKCON register is used to indicate the clock switch status. CLKOK is cleared when starting clock source switch and set when completed. Notice that when CLKOK is '0', writing to CLKCON register is not allowed.



## 7.10 CCLK wake-up delay

The P89LPC980/982/983/985 has an internal wake-up timer that delays the clock until it stabilizes depending on the clock source used. If the clock source is any of the three crystal selections (low, medium and high frequencies) the delay is 1024 OSCCLK cycles plus 60  $\mu s$  to 100  $\mu s$ . If the clock source is the internal RC oscillator, the delay is 200  $\mu s$  to 300  $\mu s$ . If the clock source is watchdog oscillator or external clock, the delay is 32 OSCCLK cycles.

### 7.11 CCLK modification: DIVM register

The OSCCLK frequency can be divided down up to 510 times by configuring a dividing register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events that would not exit Idle mode by executing its normal program at a lower rate. This can also allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

#### 7.12 Low power select

The P89LPC980/982/983/985 is designed to run at 18 MHz (CCLK) maximum. However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to lower the power consumption further. On any reset, CLKLP is logic 0 allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower.

P89LPC980\_982\_983\_985 © NXP B.V. 2010. All rights reserved.

## 7.13 Memory organization

The various P89LPC980/982/983/985 memory spaces are as follows:

#### DATA

128 bytes of internal data memory space (00H:7FH) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

#### IDATA

Indirect Data. 256 bytes of internal data memory space (00H:FFH) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.

#### SFR

Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.

#### XDATA

'External' Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the DPTR, R0, or R1. All or part of this space could be implemented on-chip. The P89LPC982 and P89LPC985 have 256 bytes of on-chip XDATA memory, plus extended SFRs located in XDATA.

#### CODE

64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89LPC980/982/983/985 has 4 kB/8 kB of on-chip Code memory.

#### 7.14 Data RAM arrangement

The 768 bytes of on-chip RAM are organized as shown in Table 8.

Table 8. On-chip data memory usages

Туре	Data RAM	Size (bytes)
DATA	Memory that can be addressed directly and indirectly	128
IDATA	Memory that can be addressed indirectly	256
XDATA	Auxiliary (External Data) on-chip memory that is accessed using the MOVX instructions (P89LPC982/985)	256

# 7.15 Interrupts

The P89LPC980/982/983/985 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources. The P89LPC980/982/983/985 supports 15 interrupt sources: external interrupts 0 and 1, timers 0 and 1, timers 2/3/4, serial port TX, serial port RX, combined serial port RX/TX, brownout detect, watchdog/RTC, I<sup>2</sup>C-bus, keyboard, comparators 1 and 2, SPI, ADC completion.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1 and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority level is serviced.

If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests of the same priority level.

### 7.15.1 External interrupt inputs

The P89LPC980/982/983/985 has two external interrupt inputs as well as the Keypad Interrupt function. The two interrupt inputs are identical to those present on the standard 80C51 microcontrollers.


These external interrupts can be programmed to be level-triggered or edge-triggered by setting or clearing bit IT1 or IT0 in Register TCON.

In edge-triggered mode, if successive samples of the  $\overline{\text{INTn}}$  pin show a HIGH in one cycle and a LOW in the next cycle, the interrupt request flag IEn in TCON is set, causing an interrupt request.

If an external interrupt is enabled when the P89LPC980/982/983/985 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to Section 7.17.3 "Power reduction modes" for details.

**Product data sheet** 

8-bit microcontroller with accelerated two-clock 80C51 core



38 of 85

### 7.16 I/O ports

The P89LPC980/982/983/985 has four I/O ports: Port 0, Port 1, Port 2 and Port 3. Ports 0, 1, and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available depends upon the clock and reset options chosen, as shown in Table 9.

Table 9. Number of I/O pins available

Clock source	Reset option	Number of I/O pins (28-pin package)
On-chip oscillator or watchdog oscillator	No external reset (except during power-up)	26
	External RST pin supported	25
External clock input	No external reset (except during power-up)	25
	External RST pin supported	24
Low/medium/high speed oscillator (external crystal or	No external reset (except during power-up)	24
resonator)	External RST pin supported	23

### 7.16.1 Port configurations

All but three I/O port pins on the P89LPC980/982/983/985 may be configured by software to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin.

- 1. P1.5 (RST) can only be an input and cannot be configured.
- 2. P1.2 (SCL/T0) and P1.3 (SDA/INT0) may only be configured to be either input-only or open-drain.

#### 7.16.1.1 Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

A quasi-bidirectional port pin has a Schmitt trigger input that also has a glitch suppression circuit.

### 7.16.1.2 Open-drain output configuration

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to  $V_{DD}$ .

An open-drain port pin has a Schmitt trigger input that also has a glitch suppression circuit.

### 7.16.1.3 Input-only configuration

The input-only port configuration has no output drivers. It is a Schmitt trigger input that also has a glitch suppression circuit.

### 7.16.1.4 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt triggered input that also has a glitch suppression circuit. The P89LPC980/982/983/985 device has high current source on eight pins in push-pull mode. See Table 12 "Limiting values".

## 7.16.2 Port 0 analog functions

The P89LPC980/982/983/985 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-Only (high-impedance) mode.

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD[1:5] defaults to logic 0s to enable digital functions.

### 7.16.3 Additional port features

After power-up, all pins are in Input-Only mode. Please note that this is different from the LPC76x series of devices.

- After power-up, all I/O pins except P1.5, may be configured by software.
- Pin P1.5 is input only. Pins P1.2 and P1.3 are configurable for either input-only or open-drain.

Every output on the P89LPC980/982/983/985 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to <u>Table 13 "Static characteristics"</u> for detailed specifications.

All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.

### **7.16.4** Pin remap

This feature allows the functions of UART/I2C/SPI to be remapped to other pins. Configuration register controls the multiplexers to allow connection between the pins and the on chip peripherals. See Table 10 "SPI/I2C/UART pin remap".

UART/I2C/SPI, each has two options of pin configuration: primary pin map and alternative pin map. After reset, UART/I2C/SPI chooses the primary pin map as default. User can adjust to the alternative pin map through configuring PINCON register according to the application.

Please refer to P89LPC980/982/983/985 User manual for detail configurations.

Table 10. SPI/I2C/UART pin remap

Peripherals	Function	Primary pin out	Alternative pin out			
SPI	SPICLK	P2.5	P0.0			
	MOSI	P2.2	P1.7			
	MISO	P2.3	P1.6			
	SS	P2.4	P1.4			
I2C	SDA	P1.3	P2.7			
	SCL	P1.2	P2.6			
UART	TXD	P1.0	P2.0			
	RXD	P1.1	P2.1			

## 7.17 Power management

The P89LPC980/982/983/985 support a variety of power management features.

Power-on detect and brownout detect are designed to prevent incorrect operation during initial power-up and power loss or reduction during operation.

The P89LPC980/982/983/985 support three different power reduction modes: Idle mode, Power-down mode, and total Power-down mode. In addition, individual on-chip peripherals can be disabled to eliminate unnecessary dynamic power use in any peripherals that are not required for the application.

Integrated PMU automatically adjusts internal regulators to minimize power consumption during Idle mode, Power-down mode and total Power-down mode. In addition, the power consumption can be further reduced in Normal or Idle mode through configuring regulators mode according to the applications.

#### 7.17.1 Brownout detection

The brownout detect function determines if the power supply voltage drops below a certain level. Enhanced brownout detection has 3 independent functions: BOD reset, BOD interrupt and BOD flash.

These three functions are disabled in Power-down mode and Total Power-down mode. In Normal or Idle mode, BOD reset and BOD flash are always on and can not be disabled in software. BOD interrupt may be enabled or disabled in software.

BOD reset and BOD interrupt, each has 6 levels. BOE0 to BOE2 (UCFG1[3:5]) are used as trip point configuration bits of BOD reset. BOICFG0 to BOICFG2 in register BODCFG are used as trip point configuration bits of BOD interrupt.

BOD reset voltage should be lower than BOD interrupt trip point. BOD flash is used for flash programming/erase protection and has only 1 trip point at 2.4 V. Please refer to *P89LPC980/982/983/985 User manual* for detail configurations.

If brownout detection works, the brownout condition occurs when  $V_{DD}$  falls below the brownout falling trip voltage and is negated when  $V_{DD}$  rises above the brownout rising trip voltage.

For correct activation of brownout detect, the V<sub>DD</sub> rise and fall times must be observed. Please see Table 13 "Static characteristics" for specifications.

### 7.17.2 Power-on detection

The Power-on detect has a function similar to the brownout detect, but is designed to work as power comes up initially to ensure that the device is reset from Power-on. The POF flag in the RSTSRC register is set to indicate an initial power-up condition. The POF flag will remain set until cleared by software.

#### 7.17.3 Power reduction modes

The P89LPC980/982/983/985 supports three different power reduction modes. These modes are Idle mode, Power-down mode, and total Power-down mode.

#### 7.17.3.1 Idle mode

Idle mode leaves peripherals running in order to allow them to activate the processor

when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.

#### 7.17.3.2 Power-down mode

The Power-down mode stops the oscillator in order to minimize power consumption. Brownout detection circuitry is disabled. The P89LPC980/982/983/985 exits Power-down mode via any reset, or certain interrupts.

Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during power-down. These include: watchdog timer, comparators and RTC/system timer (note that watchdog timer, comparators and RTC/system timer can be powered down separately). The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled.

#### **Total Power-down mode** 7.17.3.3

The total Power-down mode is a deeper power reduction mode. Brownout detection circuitry and analog comparators are disabled, as well as the internal RC oscillator.

Please use an external low frequency clock or 25 kHz watchdog oscillator to achieve low power with the RTC running during power-down.

### 7.17.4 Regulators

Internal regulators can be adjusted automatically to minimize power consumption during different power reduction modes. In Normal or Idle modes, power consumption can be further reduced by configuring PMUCON register.

In Normal or Idle mode, regulators have two operation modes: high speed mode and low current mode.

The regulators can be configured to low current mode to reduce the power consumption.

After power-on-reset, internal regulators enter into High-speed mode as default. PMUCON register is used to configure the regulators operation modes. LPMOD bit is used to select the regulator's mode and HCOK bit indicates whether the switch completed

or not. When switching back to high speed mode, first clear LPMOD bit to select high speed mode, then check HCOK bit. If HCOK bit turns to '1', it means the switch was completed.

### **7.18 Reset**

The P1.5/RST pin can function as either a LOW-active reset input or as a digital input, P1.5. The Reset Pin Enable (RPE) bit in UCFG1, when set to logic 1, enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

Remark: During a power-up sequence, the RPE selection is overridden and this pin always functions as a reset input. An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset. After power-up this pin will function as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.

Reset can be triggered from the following sources:

- External reset pin (during power-up or if user configured via UCFG1)
- Power-on detect
- Brownout detect
- Watchdog timer
- Software reset
- UART break character detect reset

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a logic 0 to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- A watchdog reset is similar to a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

### 7.18.1 Reset vector

Following reset, the P89LPC980/982/983/985 will fetch instructions from either address 0000H or the Boot address. The Boot address is formed by using the boot vector as the high byte of the address and the low byte of the address = 00H.

The boot address will be used if a UART break reset occurs, or the non-volatile boot status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see *P89LPC980/982/983/985 User manual*). Otherwise, instructions will be fetched from address 0000H.

43 of 85

### 7.19 Timers/counters 0 and 1

The P89LPC980/982/983/985 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counters. An option to automatically toggle the T0 or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding count input pin, T0 or T1. In this function, the count input is sampled once during every machine cycle.

Timer 0 and Timer 1 have five operating modes (Modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

### 7.19.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

#### 7.19.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

#### 7.19.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.

#### 7.19.3.1 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

#### 7.19.3.2 Mode 6

In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.

### 7.19.4 Timer overflow toggle output

Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

### 7.20 Timers/counters 2, 3 and 4

The P89LPC980/982/983/985 has three external 16-bit timer/counters. All can be configured to operate either as timers or event counters. An option to automatically toggle pin Tx (x = 2, 3 or 4) upon timer overflow has been added.

In the 'Timer' function, the register is incremented every PCLK.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding count input pin(T2/T3 /T4). In this function, the count input is sampled once during every machine cycle.

Only external Timer 2/3/4 has the external input pin TxEX (x = 2, 3 or 4). A 1-to-0 transition on this pin can trigger a reload or capture event.

Timers 2, 3 and 4 have three operating modes (Modes 0, 1 and 2).

#### 7.20.1 Mode 0: 16-bit timer/counter with auto-reload

Mode 0 configures the timer register as an 16-bit Timer/counter with automatic reload. An overflow upon the timer or a 1-to-0 transition at TxEX pin can cause the reload event.

### 7.20.2 Mode 1: 16-bit timer/counter with input capture

Mode 1 configures the timer register as an 16-bit Timer/counter with input capture. A 1-to-0 transition at TxEX pin can cause the capture event.

#### 7.20.3 Mode 2: 16-bit PWM mode

In this mode, the corresponding timer can be changed to a 16-bit PWM generator with adjustable duty cycle. In this mode, the corresponding timer can be changed to a 16-bit PWM generator with adjustable duty cycle and adjustable full period (from 0, theoretically, to 131072).

### 7.20.4 Timer overflow toggle output

Timers 2, 3 and 4 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T2, T3 and T4 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

### 7.21 RTC/system timer

The P89LPC980/982/983/985 has a simple RTC that allows a user to continue running an accurate timer while the rest of the device is powered down. The RTC can be a wake-up or an interrupt source. The RTC is a 23-bit down counter comprised of a 7-bit prescaler and a 16-bit loadable down counter. When it reaches all logic 0s, the counter will be reloaded again and the RTCF flag will be set. The clock source for this counter can be either the CPU clock (CCLK) or the XTAL oscillator. Only power-on reset and watchdog reset will reset the RTC and its associated SFRs to the default state.

The 16-bit loadable counter portion of the RTC is readable by reading the RTCDATL and RTCDATH registers.

### **7.22 UART**

The P89LPC980/982/983/985 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC980/982/983/985 does include an independent baud rate generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent baud rate generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection,

automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

#### 7.22.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at  $\frac{1}{16}$  of the CPU clock frequency.

#### 7.22.2 Mode 1

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in special function register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the baud rate generator (described in <a href="Section 7.22.5">Section 7.22.5</a> "Baud rate generator and selection").

#### 7.22.3 Mode 2

11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB first), a programmable  $9^{th}$  data bit, and a stop bit (logic 1). When data is transmitted, the  $9^{th}$  data bit (TB8 in SCON) can be assigned the value of logic 0 or logic 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the  $9^{th}$  data bit goes into RB8 in special function register SCON, while the stop bit is not saved. The baud rate is programmable to either  $\frac{1}{16}$  or  $\frac{1}{32}$  of the CPU clock frequency, as determined by the SMOD1 bit in PCON.


### 7.22.4 Mode 3

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), a programmable 9<sup>th</sup> data bit, and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the baud rate generator (described in Section 7.22.5 "Baud rate generator and selection").

### 7.22.5 Baud rate generator and selection

The P89LPC980/982/983/985 enhanced UART has an independent baud rate generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or the baud rate generator output (see <u>Figure 11</u>). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent baud rate generators use OSCCLK.



P89LPC980\_982\_983\_985

### 7.22.6 Framing error

Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is logic 1, framing errors can be made available in SCON.7 respectively. If SMOD0 is logic 0, SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is logic 0.

#### 7.22.7 Break detect

Break detect is reported in the status register (SSTAT). A break is detected when 11 consecutive bits are sensed LOW. The break detect can be used to reset the device and force the device into ISP mode.

### 7.22.8 Double buffering

The UART has a transmit double buffer that allows buffering of the next character to be written to SnBUF while the first character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, as long as the next character is written between the start bit and the stop bit of the previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is compatible with the conventional 80C51 UART. If enabled, the UART allows writing to SBUF while the previous data is being shifted out. Double buffering is only allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled (DBMOD = 0).

### 7.22.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)

Unlike the conventional UART, in double buffering mode, the TI interrupt is generated when the double buffer is ready to receive new data.

## 7.22.10 The 9<sup>th</sup> bit (bit 8) in double buffering (modes 1, 2 and 3)

If double buffering is disabled TB8 can be written before or after SBUF is written, as long as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until the bit is shifted out, as indicated by the TI interrupt.

If double buffering is enabled, TB **must** be updated before SBUF is written, as TB8 will be double-buffered together with SBUF data.


### 7.23 I<sup>2</sup>C-bus serial interface


The I<sup>2</sup>C-bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features:

- · Bidirectional data transfer between masters and slaves
- Multi master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer

• The I<sup>2</sup>C-bus may be used for test and diagnostic purposes.


A typical I<sup>2</sup>C-bus configuration is shown in <u>Figure 12</u>. The P89LPC980/982/983/985 device provides a byte-oriented I<sup>2</sup>C-bus interface that supports data transfers up to 400 kHz.





#### 7.24 SPI

The P89LPC980/982/983/985 provides another high-speed serial communication interface: the SPI interface. SPI is a full-duplex, high-speed, synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 3 Mbit/s can be supported in either Master mode or Slave mode. It has a Transfer Completion Flag and Write Collision Flag Protection.




The SPI interface has four pins: SPICLK, MOSI, MISO and SS:

- SPICLK, MOSI and MISO are typically tied together between two or more SPI devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and flows from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal is output in the Master mode and is input in the Slave mode. If the SPI system is disabled, i.e., SPEN (SPCTL.6) = 0 (reset value), these pins are configured for port functions.
- SS is the optional slave select pin. In a typical configuration, an SPI master asserts
  one of its port pins to select one SPI device as the current slave. An SPI slave device
  uses its SS pin to determine whether it is selected.

Typical connections are shown in Figure 15 through Figure 17.

# 7.24.1 Typical SPI configurations







Fig 16. SPI dual device configuration, where either can be a master or a slave




### 7.25 Analog comparators

Two analog comparators are provided on the P89LPC980/982/983/985. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logical one (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes.

The overall connections to both comparators are shown in <u>Figure 18</u>. The comparators function to  $V_{DD} = 2.4 \text{ V}$ .

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10  $\mu s$ . The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

When a comparator is disabled the comparator's output, COn, goes HIGH. If the comparator output was LOW and then is disabled, the resulting transition of the comparator output from a LOW to HIGH state will set the comparator flag, CMFn. This will cause an interrupt if the comparator interrupt is enabled. The user should therefore disable the comparator interrupt prior to disabling the comparator. Additionally, the user should clear the comparator flag, CMFn, after disabling the comparator.



### 7.25.1 Selectable internal reference voltage

An internal reference voltage generator may be used to supply a default reference when a single comparator input pin is used. The user may program one of eight different values for the internal reference voltage using the Comparator Reference register (CMPREF). Each of the two comparators may use a different reference voltage.

### 7.25.2 Comparator interrupt

Each comparator has an interrupt flag contained in its configuration register. This flag is set whenever the comparator output changes state. The flag may be polled by software or may be used to generate an interrupt. The two comparators use one common interrupt vector. If both comparators enable interrupts, after entering the interrupt service routine, the user needs to read the flags to determine which comparator caused the interrupt.

### 7.25.3 Comparators and power reduction modes

Either or both comparators may remain enabled when Power-down or Idle mode is activated, but both comparators are disabled automatically in Total Power-down mode.

If a comparator interrupt is enabled (except in Total Power-down mode), a change of the comparator output state will generate an interrupt and wake-up the processor. If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in Power-down mode. The reason is that with the **oscillator** stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power-down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue. To minimize power consumption, the user can disable the comparators via PCONA.5, or put the device in Total Power-down mode.

#### 7.26 KBI

The Keypad Interrupt function (KBI) is intended primarily to allow a single interrupt to be generated when Port 0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition. The port can be configured via SFRs for different tasks.

The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 0 can trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set when the condition is matched while the Keypad Interrupt function is active. An interrupt will be generated if enabled. The PATN\_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define equal or not-equal for the comparison.

In order to use the Keypad Interrupt as an original KBI function like in P87LPC76x series, the user needs to set KBPATN = 0FFH and PATN\_SEL = 1 (not equal), then any key connected to Port 0 which is enabled by the KBMASK register will cause the hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt may be used to wake-up the CPU from Idle or Power-down modes. This feature is particularly useful in handheld, battery-powered systems that need to carefully manage power consumption yet also need to be convenient to use.

In order to set the flag and cause an interrupt, the pattern on Port 0 must be held longer than six CCLKs.

### 7.27 Watchdog timer

The watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap taken from the prescaler. The clock source for the prescaler can be the PCLK, the nominal 400 kHz/25 kHz watchdog oscillator or low speed crystal oscillator. The watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 19 shows the watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered down, the watchdog is disabled. The watchdog timer has a time-out period that ranges from a few  $\mu s$  to a few seconds. Please refer to the P89LPC980/982/983/985 User manual for more details.




Fig 19. Watchdog timer in Watchdog mode (WDTE = 1)

#### 7.28 Additional features

#### 7.28.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

### 7.28.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

### 7.29 Flash program memory

#### 7.29.1 General description

The P89LPC980/982/983/985 flash memory provides in-circuit electrical erasure and programming. The flash can be erased, read, and written as bytes. The Sector and Page Erase functions can erase any flash sector (1 kB) or page (64 bytes). The Chip Erase operation will erase the entire program memory. ICP using standard commercial programmers is available. In addition, IAP and byte-erase allows code memory to be used for non-volatile data storage. On-chip erase and write timing generation contribute to a user-friendly programming interface. The P89LPC980/982/983/985 flash reliably stores memory contents even after 100000 erase and program cycles. The cell is designed to

optimize the erase and programming mechanisms. The P89LPC980/982/983/985 uses  $V_{DD}$  as the supply voltage to perform the Program/Erase algorithms. When voltage supply is lower than 2.4 V, the BOD flash is tripped and flash erase/program is blocked.

#### **7.29.2** Features

- Programming and erase over the full operating voltage range.
- Byte erase allows code memory to be used for data storage.
- Read/Programming/Erase using ISP/IAP/ICP.
- Internal fixed boot ROM, containing low-level IAP routines available to user code.
- Default loader providing ISP via the serial port, located in upper end of user program memory.
- Boot vector allows user-provided flash loader code to reside anywhere in the flash memory space, providing flexibility to the user.
- Any flash program/erase operation in 2 ms.
- Programming with industry-standard commercial programmers.
- Programmable security for the code in the flash for each sector.
- 100000 typical erase/program cycles for each byte.
- 10 year minimum data retention.

### 7.29.3 Flash organization

The program memory consists of eight 1 kB sectors on the P89LPC982/985 devices and four 1 kB sectors on the P89LPC980/983 device. Each sector can be further divided into 64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page register is included which allows from 1 byte to 64 bytes of a given page to be programmed at the same time, substantially reducing overall programming time.

### 7.29.4 Using flash as data storage

The flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.

### 7.29.5 Flash programming and erasing

Four different methods of erasing or programming of the flash are available. The flash may be programmed or erased in the end-user application (IAP) under control of the application's firmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock/serial data interface. As shipped from the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing for the device to be programmed in circuit through the serial port. The flash may also be programmed or erased using a commercially available EPROM programmer which supports this device. This device does not provide for direct verification of code memory contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire user code space.

**Remark:** When voltage supply is lower than 2.4 V, the BOD flash is tripped and flash erase/program is blocked.

#### 7.29.6 ICP

ICP is performed without removing the microcontroller from the system. The ICP facility consists of internal hardware resources to facilitate remote programming of the P89LPC980/982/983/985 through a two-wire serial interface. The NXP ICP facility has made in-circuit programming in an embedded application - using commercially available programmers - possible with a minimum of additional expense in components and circuit board area. The ICP function uses five pins. Only a small connector needs to be available to interface your application to a commercial programmer in order to use this feature. Additional details may be found in the *P89LPC980/982/983/985 User manual*.

#### 7.29.7 IAP

IAP is performed in the application under the control of the microcontroller's firmware. The IAP facility consists of internal hardware resources to facilitate programming and erasing. The NXP IAP has made in-application programming in an embedded application possible without additional components. Two methods are available to accomplish IAP. A set of predefined IAP functions are provided in a Boot ROM and can be called through a common interface, PGM\_MTP. Several IAP calls are available for use by an application program to permit selective erasing and programming of flash sectors, pages, security bits, configuration bytes, and device ID. These functions are selected by setting up the microcontroller's registers before making a call to PGM\_MTP at FF03H. The Boot ROM occupies the program memory space at the top of the address space from FF00H to FEFFH, thereby not conflicting with the user program memory space.

In addition, IAP operations can be accomplished through the use of four SFRs consisting of a control/status register, a data register, and two address registers. Additional details may be found in the *P89LPC980/982/983/985 User manual*.

### 7.29.8 ISP

ISP is performed without removing the microcontroller from the system. The ISP facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89LPC980/982/983/985 through the serial port. This firmware is provided by NXP and embedded within each P89LPC980/982/983/985 device. The NXP ISP facility has made in-system programming in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins ( $V_{DD}$ ,  $V_{SS}$ , TXD, RXD, and  $\overline{RST}$ ). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature.

#### 7.29.9 Power-on reset code execution

The P89LPC980/982/983/985 contains two special flash elements: the Boot Vector and the Boot Status bit. Following reset, the P89LPC980/982/983/985 examines the contents of the Boot Status bit. If the Boot Status bit is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the Boot Status bit is set to a value other than zero, the contents of the Boot Vector are used as the high byte of the execution address and the low byte is set to 00H.

<u>Table 11</u> shows the factory default Boot Vector setting for these devices. A factory-provided bootloader is pre-programmed into the address space indicated and uses the indicated bootloader entry point to perform ISP functions. This code can be erased by the user.

**Remark:** Users who wish to use this loader should take precautions to avoid erasing the 1 kB sector that contains this bootloader. Instead, the page erase function can be used to erase the first eight 64-byte pages located in this sector.

A custom bootloader can be written with the Boot Vector set to the custom bootloader, if desired.

Table 11. Default boot vector values and ISP entry points

Device	Default boot vector	Default bootloader entry point	Default bootloader code range	1 kB sector range
P89LPC980	0FH	0F00H	0E00H to 0FFFH	0C00H to 0FFFH
P89LPC982	1FH	1F00H	1E00H to 1FFFH	1C00H to 1FFFH
P89LPC983	0FH	0F00H	0E00H to 0FFFH	0C00H to 0FFFH
P89LPC985	1FH	1F00H	1E00H to 1FFFH	1C00H to 1FFFH

#### 7.29.10 Hardware activation of the bootloader

The bootloader can also be executed by forcing the device into ISP mode during a power-on sequence (see the *P89LPC980/982/983/985 User manual* for specific information). This has the same effect as having a non-zero status byte. This allows an application to be built that will normally execute user code but can be manually forced into ISP operation. If the factory default setting for the boot is changed, it will no longer point to the factory pre-programmed ISP bootloader code. After programming the flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

### 7.30 User configuration bytes

Some user-configurable features of the P89LPC980/982/983/985 must be defined at power-up and therefore cannot be set by the program after start of execution. These features are configured through the use of the flash byte UCFG1 and UCFG2. Please see the *P89LPC980/982/983/985 User Manual* for additional details.

### 7.31 User sector security bytes

There are four/eight User Sector Security Bytes on the P89LPC980/982/983/985. Each byte corresponds to one sector. Please see the *P89LPC980/982/983/985 User manual* for additional details.

## 8. ADC (P89LPC983/985)

### 8.1 General description


The P89LPC985 has a 10-bit, 8-channel multiplexed successive approximation analog-to-digital converter modules. The P89LPC983 has a 10-bit, 4-channel multiplexed successive approximation analog-to-digital converter modules. A block diagram of the ADC is shown in <a href="Figure 20">Figure 20 "ADC block diagram"</a>.

The ADC consists of an 8-input multiplexer which feeds a sample-and-hold circuit providing an input signal to comparator inputs. The control logic in combination with the SAR drives a digital-to-analog converter which provides the other input to the comparator. The output of the comparator is fed to the SAR.

#### 8.2 Features and benefits

- 10-bit, 8-channel multiplexed input, successive approximation ADCs. (10-bit, 4-channel on P89LPC983)
- Eight result register pairs.
- Six operating modes:
  - Fixed channel, single conversion mode.
  - Fixed channel, continuous conversion mode.
  - Auto scan, single conversion mode.
  - Auto scan, continuous conversion mode.
  - Dual channel, continuous conversion mode.
  - Single step mode.
- Three conversion start modes:
  - Timer triggered start.
  - Start immediately.
  - Edge triggered.
- 10-bit conversion time of 5 μs at an A/D clock of 6.6 MHz.
- Interrupt or polled operation.
- Boundary limits interrupt.
- Clock divider.
- Power-down mode.

### 8.3 Block diagram



### 8.4 ADC operating modes

## 8.4.1 Fixed channel, single conversion mode

A single input channel can be selected for conversion. A single conversion will be performed and the result placed in the result register pair which corresponds to the selected input channel. An interrupt, if enabled, will be generated after the conversion completes.

### 8.4.2 Fixed channel, continuous conversion mode

A single input channel can be selected for continuous conversion. The results of the conversions will be sequentially placed in the eight result register. The user may select whether an interrupt can be generated after every four or every eight conversions. Additional conversion results will again cycle through the result register pairs, overwriting the previous results. Continuous conversions continue until terminated by the user.

### 8.4.3 Auto scan, single conversion mode

Any combination of the eight input channels can be selected for conversion. A single conversion of each selected input will be performed and the result placed in the result register pair which corresponds to the selected input channel. The user may select whether an interrupt, if enabled, will be generated after either the first four conversions have occurred or all selected channels have been converted. If the user selects to generate an interrupt after the four input channels have been converted, a second interrupt will be generated after the remaining input channels have been converted. If only a single channel is selected this is equivalent to single channel, single conversion mode.

#### 8.4.4 Auto scan, continuous conversion mode

Any combination of the eight input channels can be selected for conversion. A conversion of each selected input will be performed and the result placed in the result register pair which corresponds to the selected input channel. The user may select whether an interrupt, if enabled, will be generated after either the first four conversions have occurred or all selected channels have been converted. If the user selects to generate an interrupt after the four input channels have been converted, a second interrupt will be generated after the remaining input channels have been converted. After all selected channels have been converted, the process will repeat starting with the first selected channel. Additional conversion results will again cycle through the eight result register pairs, overwriting the previous results. Continuous conversions continue until terminated by the user.

### 8.4.5 Dual channel, continuous conversion mode

This is a variation of the auto scan continuous conversion mode where conversion occurs on two user-selectable inputs. The result of the conversion of the first channel is placed in the result register pair, AD0DAT0R and AD0DAT0L. The result of the conversion of the second channel is placed in result register pair, AD0DAT1R and AD0DAT1L. The first channel is again converted and its result stored in AD0DAT2R and AD0DAT2L. The second channel is again converted and its result placed in AD0DAT3R and AD0DAT3L. An interrupt is generated, if enabled, after every set of four or eight conversions (user selectable).

### 8.4.6 Single step mode

This special mode allows 'single-stepping' in an auto scan conversion mode. Any combination of the eight input channels can be selected for conversion. After each channel is converted, an interrupt is generated, if enabled, and the A/D waits for the next start condition. May be used with any of the start modes.

#### 8.5 Conversion start modes

### 8.5.1 Timer triggered start

An A/D conversion is started by the overflow of Timer 0. Once a conversion has started, additional Timer 0 triggers are ignored until the conversion has completed. The Timer triggered start mode is available in all ADC operating modes.

### 8.5.2 Start immediately

Programming this mode immediately starts a conversion. This start mode is available in all ADC operating modes.

### 8.5.3 Edge triggered

An A/D conversion is started by rising or falling edge of P1.4. Once a conversion has started, additional edge triggers are ignored until the conversion has completed. The edge triggered start mode is available in all ADC operating modes.

## 8.6 Boundary limits interrupt

The ADC has both a high and low boundary limit register. The user may select whether an interrupt is generated when the conversion result is within (or equal to) the high and low boundary limits or when the conversion result is outside the boundary limits. An interrupt will be generated, if enabled, if the result meets the selected interrupt criteria. The boundary limit may be disabled by clearing the boundary limit interrupt enable.

An early detection mechanism exists when the interrupt criteria has been selected to be outside the boundary limits. In this case, after the four MSBs have been converted, these four bits are compared with the four MSBs of the boundary high and low registers. If the four MSBs of the conversion meet the interrupt criteria (i.e., outside the boundary limits) an interrupt will be generated, if enabled. If the four MSBs do not meet the interrupt criteria, the boundary limits will again be compared after all 8 MSBs have been converted. A boundary status register (BNDSTA0) flags the channels which caused a boundary interrupt.

#### 8.7 Clock divider

The ADC requires that its internal clock source be in the range of 500 kHz to 6.6 MHz to maintain accuracy. A programmable clock divider that divides the clock from 1 to 8 is provided for this purpose.

### 8.8 Power-down and Idle mode

In Idle mode the ADC, if enabled, will continue to function and can cause the device to exit Idle mode when the conversion is completed if the A/D interrupt is enabled. In Power-down mode or Total Power-down mode, the ADC does not function. If the ADC is enabled, they will consume power. Power can be reduced by disabling the ADC.

## 9. Limiting values

Table 12. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]


Symbol	Parameter	Conditions	Min	Max	Unit
T <sub>amb(bias)</sub>	bias ambient temperature		-55	+125	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
I <sub>OH(I/O)</sub>	HIGH-level output current per input/output pin		-	20	mA
I <sub>OL(I/O)</sub>	LOW-level output current per input/output pin		-	20	mA
I <sub>I/Otot(max)</sub>	maximum total input/output current		-	100	mA
$V_{ ext{xtal}}$	crystal voltage	on XTAL1, XTAL2 pins when XTAL1/XTAL2 is used as crystal input/output; with respect to V <sub>SS</sub>	-0.5	+4.0	V
		on XTAL1, XTAL2 pins when XTAL1/XTAL2 is used as GPIO; with respect to V <sub>SS</sub>	-0.5	+5.5	V
V <sub>n</sub>	voltage on any other pin	with respect to V <sub>SS</sub>	-	5.5	V
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V <sub>ESD</sub>	electrostatic discharge voltage	human body model; all pins	<del>2</del> –3000	+3000	V
		charged device model; all pins	-700	+700	V

<sup>[1]</sup> The following applies to Table 12:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over ambient temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

<sup>[2]</sup> Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.



## 10. Static characteristics

Table 13. Static characteristics

 $V_{DD}$  = 2.4 V to 5.5 V unless otherwise specified.

 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I <sub>DD(oper)</sub>	operating supply	$V_{DD} = 2.4 \text{ V}$				
	current	f <sub>osc</sub> = 12 MHz, high speed mode of regulators	[2] -	6	7	mA
		$f_{osc}$ = 12 MHz, low current mode of regulators	[2] _	5	6	mA
		$V_{DD} = 3.3 \text{ V}$				
		f <sub>osc</sub> = 12 MHz, high speed mode of regulators	[2] -	9	10	mA
		f <sub>osc</sub> = 12 MHz, low current mode of regulators	[2] _	7	8	mA
		V <sub>DD</sub> = 5.5 V				
		$f_{osc}$ = 12 MHz, high speed mode of regulators	[2] _	10	11	mA
		f <sub>osc</sub> = 12 MHz, low current mode of regulators	[2] _	8	9	mA
		$f_{osc}$ = 18 MHz, high speed mode of regulators	[2] -	11	12	mA
I <sub>DD(idle)</sub>	Idle mode supply	$V_{DD} = 2.4 \text{ V}$				
	current	f <sub>osc</sub> = 12 MHz, high speed mode of regulators	[2] _	3.5	4.5	mA
		f <sub>osc</sub> = 12 MHz, low current mode of regulators	[2] _	3	4	mA
		$V_{DD} = 3.3 \text{ V}$				
		f <sub>osc</sub> = 12 MHz, high speed mode of regulators	[2] _	5	6	mA
		f <sub>osc</sub> = 12 MHz, low current mode of regulators	[2] _	4	5	mA
		V <sub>DD</sub> = 5.5 V				
		f <sub>osc</sub> = 12 MHz, high speed mode of regulators	[2] _	6	7	mA
		f <sub>osc</sub> = 12 MHz, low current mode of regulators	[2] _	4	5	mA
		$f_{osc}$ = 18 MHz, high speed mode of regulators	[2] -	6.5	7.5	mA
$I_{DD(pd)}$	Power-down mode supply current	$V_{DD}$ = 2.4 V; voltage comparators powered down	[3] -	28	35	μА
		V <sub>DD</sub> = 3.3 V; voltage comparators powered down	[3] _	32	40	μΑ
		V <sub>DD</sub> = 5.5 V; voltage comparators powered down	[3] -	38	45	μА

 Table 13.
 Static characteristics ...continued

 $V_{DD}$  = 2.4 V to 5.5 V unless otherwise specified.

 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Uni
I <sub>DD(tpd)</sub>	total Power-down	$V_{DD} = 2.4 \text{ V}$	[3]	-	1	5	μΑ
	mode supply current	V <sub>DD</sub> = 3.3 V	[3]	-	1	5	μΑ
		V <sub>DD</sub> = 5.5 V	[3]	-	1	5	μΑ
(dV/dt) <sub>r</sub>	rise rate	of V <sub>DD</sub> ; to ensure power-on reset signal		5	-	5000	V/S
$V_{POR}$	power-on reset voltage			-	-	0.5	V
$V_{DDR}$	data retention supply voltage			1.5	-	-	V
$V_{th(HL)}$	HIGH-LOW threshold voltage	except SCL, SDA		0.22V <sub>DD</sub>	$0.4V_{DD}$	-	V
$V_{IL}$	LOW-level input voltage	SCL, SDA only		-0.5	-	$0.4V_{DD}$	V
$V_{th(LH)}$	LOW-HIGH threshold voltage	except SCL, SDA		-	0.6V <sub>DD</sub>	0.7V <sub>DD</sub>	V
$V_{IH}$	HIGH-level input voltage	SCL, SDA only		0.55V <sub>DD</sub>	-	5.5	V
V <sub>hys</sub>	hysteresis voltage	port 1		-	$0.2V_{DD}$	-	V
$V_{OL}$	LOW-level output voltage	$I_{OL}$ = 20 mA; $V_{DD}$ = 2.4 V to 5.5 V all ports, all modes except high-Z	<u>[4]</u>	-	0.6	1.0	V
		$I_{OL}$ = 3.2 mA; $V_{DD}$ = 2.4 V to 5.5 V all ports, all modes except high-Z	<u>[4]</u>	-	0.2	0.3	V
$V_{OH}$	HIGH-level output voltage	$I_{OH}$ = -20 $\mu$ A; $V_{DD}$ = 2.4 V to 5.5 V; all ports, quasi-bidirectional mode		$V_{DD}-0.3$	$V_{DD}-0.2$	-	V
		$I_{OH}$ = -3.2 mA; $V_{DD}$ = 2.4 V to 5.5 V; all ports, push-pull mode		$V_{DD}-0.7$	$V_{DD}-0.4$	-	V
		$I_{OH}$ = -10 mA; $V_{DD}$ = 2.4 V to 5.5 V; all ports, push-pull mode		-	$V_{DD}-0.5$	-	V
$V_{xtal}$	crystal voltage	on XTAL1, XTAL2 pins when XTAL1/XTAL2 is used as crystal input/output; with respect to V <sub>SS</sub>		-0.5	-	+4.0	V
		on XTAL1, XTAL2 pins when XTAL1/XTAL2 is used as GPIO; with respect to V <sub>SS</sub>		-0.5	-	+5.5	V
V <sub>n</sub>	voltage on any other pin	with respect to V <sub>SS</sub>	[5]	-0.5	-	+5.5	V
C <sub>iss</sub>	input capacitance		[6]	-	-	15	pF
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 0.4 V	[7]	-	-	-80	μΑ
ILI	input leakage current	$V_I = V_{IL}$ , $V_{IH}$ , or $V_{th(HL)}$	[8]	-	-	±1	μΑ
I <sub>THL</sub>	HIGH-LOW transition current	all ports; $V_I = 1.5 \text{ V}$ at $V_{DD} = 5.5 \text{ V}$	<u>[9]</u>	-30	-	-450	μΑ
R <sub>RST_N(int)</sub>	internal pull-up resistance on pin RST	pin RST		30	-	120	kΩ

### **BOD** interrupt

 Table 13.
 Static characteristics ...continued

 $V_{DD}$  = 2.4 V to 5.5 V unless otherwise specified.

 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified.

arrib						
Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
$V_{trip}$	trip voltage	falling stage				
		BOICFG2, BOICFG1, BOICFG0 = 010	2.45	-	2.65	V
		BOICFG2, BOICFG1, BOICFG0 = 011	2.75	-	2.95	V
		BOICFG2, BOICFG1, BOICFG0 = 100	2.90	-	3.10	V
		BOICFG2, BOICFG1, BOICFG0 = 101	3.35	-	3.55	V
		BOICFG2, BOICFG1, BOICFG0 = 110	4.10	-	4.30	V
		BOICFG2, BOICFG1, BOICFG0 = 111	4.25	-	4.45	V
		rising stage				
		BOICFG2, BOICFG1, BOICFG0 = 010	2.60	-	2.80	V
		BOICFG2, BOICFG1, BOICFG0 = 011	2.90	-	3.10	V
		BOICFG2, BOICFG1, BOICFG0 = 100	3.05	-	3.25	V
		BOICFG2, BOICFG1, BOICFG0 = 101	3.50	-	3.70	V
		BOICFG2, BOICFG1, BOICFG0 = 110	4.15	-	4.35	V
		BOICFG2, BOICFG1, BOICFG0 = 111	4.35	-	4.55	V

Table 13. Static characteristics ... continued

 $V_{DD}$  = 2.4 V to 5.5 V unless otherwise specified.

 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
BOD res	et					
$V_{trip}$	trip voltage	falling stage				
		BOE2, BOE1, BOE0 = 010	2.15	-	2.35	V
		BOE2, BOE1, BOE0 = 011	2.45	-	2.65	V
		BOE2, BOE1, BOE0 = 100	2.75	-	2.95	V
		BOE2, BOE1, BOE0 = 101	3.05	-	3.25	V
		BOE2, BOE1, BOE0 = 110	3.75	-	3.95	V
		BOE2, BOE1, BOE0 = 111	3.95	-	4.15	V
		rising stage				
		BOE2, BOE1, BOE0 = 010	2.30	-	2.50	V
		BOE2, BOE1, BOE0 = 011	2.60	-	2.80	V
		BOE2, BOE1, BOE0 = 100	2.90	-	3.10	V
		BOE2, BOE1, BOE0 = 101	3.20	-	3.40	V
		BOE2, BOE1, BOE0 = 110	3.85	-	4.05	V
		BOE2, BOE1, BOE0 = 111	4.05	-	4.25	V
BOD flas	sh					
$V_{\text{trip}}$	trip voltage	falling stage	2.30	-	2.55	V
		rising stage	2.40	-	2.65	V
V <sub>ref(bg)</sub>	band gap reference voltage		1.19	1.23	1.27	V
ΓC <sub>bg</sub>	band gap temperature coefficient		-	10	20	ppm. °C

- [1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.
- [2] The I<sub>DD(oper)</sub> and I<sub>DD(idle)</sub> specifications are measured using an external clock with the following functions disabled: comparators, real-time clock, and watchdog timer.
- [3] The I<sub>DD(pd)</sub> and I<sub>DD(tpd)</sub> specification is measured using an external clock with the following functions disabled: comparators, real-time clock, brownout detect, and watchdog timer.
- [4] See Section 9 "Limiting values" for steady state (non-transient) limits on I<sub>OL</sub> or I<sub>OH</sub>. If I<sub>OL</sub>/I<sub>OH</sub> exceeds the test condition, V<sub>OL</sub>/V<sub>OH</sub> may exceed the related specification.
- [5] This specification can be applied to pins which have A/D input or analog comparator input functions when the pin is not being used for those analog functions. When the pin is being used as an analog input pin, the maximum voltage on the pin must be limited to 4.0 V with respect to V<sub>SS</sub>.
- [6] Pin capacitance is characterized but not tested.
- [7] Measured with port in quasi-bidirectional mode.
- [8] Measured with port in high-impedance mode.
- [9] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is highest when V<sub>I</sub> is approximately 2 V.

# 11. Dynamic characteristics

Table 14. Dynamic characteristics (12 MHz)

 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V unless otherwise specified.}$ 

 $T_{amb} = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  for industrial applications, unless otherwise specified.[1][2]

Clock doubler option = ON,	ymbol	Parameter	Conditions	Varia	able clock	f <sub>osc</sub> = 1	2 MHz	Unit	
Frequency				Min	Max	Min	Max		
Clock doubler option = ON,	sc(RC)		trimmed to $\pm 1$ % at $T_{amb} = 25$ °C; clock doubler option = OFF	7.189	7.557	7.189	7.557	MHz	
Oscillator frequency   Oscillator   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator frequency   Oscillator   Oscillator frequency   Oscillator   Oscillator frequency   Oscillator   Oscillator frequency   Oscillator   Oscilla			clock doubler option = ON,	14.378	15.114	14.378	15.114	MHz	
Toy(clk)         clock cycle time         see Figure 22         83         -         -           fcLkLP         low-power select clock frequency         0         8         -           Glitch filter           tgr         glitch rejection time         P1.5/RST pin         -         50         -           tsa         signal acceptance time         P1.5/RST pin         125         -         125           tsa         signal acceptance time         P1.5/RST pin         125         -         125           External clock           External clock           tchck HIGH time         see Figure 22         33         T <sub>cy(clk)</sub> − t <sub>clcx</sub> 33           tchcx clock HIGH time         see Figure 22         3         T <sub>cy(clk)</sub> − t <sub>clcx</sub> 33           tchcx clock rise time         see Figure 22         -         8         -           Shift register (UART mode 0)           TxlxL         serial port clock cycle time         see Figure 23         16T <sub>cy(clk)</sub> -         133           txHDX         output data hold after clock rising edge time         see Figure 23         -         T <sub>cy(clk)</sub> + 20         -           txHDV	sc(WD)	~		360	440	360	440	kHz	
See Figure 22   Shift register (UART mode 0)   See Figure 23   Shift register (UART mode 0)   See Figure 23   Shift register (UART mode 0)   See Figure 23   Shift register (Uart mode of the clock rising edge time   See Figure 23   See Figure 24   See Figure 25   See Figure 25   See Figure 26   See Figure 27   See Figure 27   See Figure 28   See Figure 29   See F	sc	oscillator frequency		0	12	-	-	MHz	
fcLKLP         low-power select clock frequency         0         8         -           Glitch filter           trage         glitch rejection time         P1.5/RST pin         -         50         -           tsa         signal acceptance time         P1.5/RST pin         125         -         125           tsa         jamp pin except P1.5/RST         50         -         50           External clock           tchccx         clock HIGH time         see Figure 22         33         Tcy(clk) − tcLcx         33           tclccx         clock LOW time         see Figure 22         3         Tcy(clk) − tcLcx         33         tclccx         see Figure 22         a         8         -           Shift register (UART mode 0)         TxLL         see Figure 23         16Tcy(clk)         -         183           txHDX         uitput data hold after clock rising edge time         see Figure 23         150         -         Tcy(clk) <th cols<="" td=""><td>cy(clk)</td><td>clock cycle time</td><td>see Figure 22</td><td>83</td><td>-</td><td>-</td><td>-</td><td>ns</td></th>	<td>cy(clk)</td> <td>clock cycle time</td> <td>see Figure 22</td> <td>83</td> <td>-</td> <td>-</td> <td>-</td> <td>ns</td>	cy(clk)	clock cycle time	see Figure 22	83	-	-	-	ns
	CLKLP	frequency		0	8	-	-	MHz	
$t_{sa}  \text{signal acceptance time}  t_{sa}  \text{signal acceptance time}  P1.5/\overline{RST}  \text{pin} \qquad 125 \qquad - \qquad 125 \qquad$			P1.5/RST pin	-	50	-	50	ns	
		3,		-		-	15	ns	
External clock  tc_HCX clock HIGH time see Figure 22 33 Tc_y(clk) - tc_LCX 33  tc_LCX clock LOW time see Figure 22 33 Tc_y(clk) - tc_HCX 33  tc_LCH clock rise time see Figure 22 - 8 - 8 -  tc_HCL clock fall time see Figure 22 - 8 - 8 -   Shift register (UART mode 0)  TX_LXL serial port clock cycle time see Figure 23 16Tc_y(clk) - 1333  tc_LCY dupt data set-up to clock rising edge time see Figure 23 13Tc_y(clk) - 1083  tx_HOX output data hold after clock rising edge time see Figure 23 - 7c_y(clk) + 20 - 1083  tx_HDX input data hold after clock rising edge time see Figure 23 - 0 - 150  External clock rising edge time see Figure 23 - 0 - 150  SPI interface  SPI operating frequency slave 0 0 CCLK/6 0	а	signal acceptance time		125	-	125	-	ns	
tchcx clock HIGH time see Figure 22 33 T <sub>cy(clk)</sub> - t <sub>CLCX</sub> 33 tclcx clock LOW time see Figure 22 33 T <sub>cy(clk)</sub> - t <sub>CLCX</sub> 33 tclch clock rise time see Figure 22 - 8 - tchcl clock fall time see Figure 22 - 8 -  Shift register (UART mode 0)  Txlxl serial port clock cycle time see Figure 23 16T <sub>cy(clk)</sub> - 1333 tclcv rise gedge time  tqvxh output data set-up to clock rising edge time  txhqx output data hold after clock rising edge time  txhdx input data hold after clock rising edge time  txhdx input data valid to clock rising edge time  txhdx input data valid to clock rising edge time  txhdy input data valid to clock rising edge time  see Figure 23 - T <sub>cy(clk)</sub> + 20 - 150  clock rising edge time  txhdx input data valid to clock rising edge time  see Figure 23 - 0 - 150  spl interface  spl operating frequency slave 0 ccck/6 0			any pin except P1.5/RST	50	-	50	-	ns	
tclcx clock LOW time see Figure 22 33 T <sub>cy(clk)</sub> - t <sub>CHCX</sub> 33 tclch clock rise time see Figure 22 - 8 - tchcl clock fall time see Figure 22 - 8 -  Shift register (UART mode 0)  Txlxx serial port clock cycle time see Figure 23 16T <sub>cy(clk)</sub> - 1333 tclck rise time see Figure 23 16T <sub>cy(clk)</sub> - 1083 tclck rising edge time see Figure 23 13T <sub>cy(clk)</sub> - 1083 txhQxx output data set-up to clock rising edge time see Figure 23 - T <sub>cy(clk)</sub> + 20 - 1083 txhQx input data hold after clock rising edge time see Figure 23 - 0 - 150 txhDx input data hold after clock rising edge time see Figure 23 - 0 - 150 txhDv input data valid to clock rising edge time see Figure 23 - 150 - 150 txhDv input data valid to clock rising edge time see Figure 23 - 150 - 150 self interface fspl SPI operating frequency slave 0 CCLK/6 0	xternal c	lock							
tclch clock rise time see Figure 22 - 8 - 8 - Shift register (UART mode 0)  Txlxl serial port clock cycle time see Figure 23 16Tcy(clk) - 1333  tqvxh output data set-up to clock rising edge time see Figure 23 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 -	CHCX	clock HIGH time	see Figure 22	33	T <sub>cy(clk)</sub> - t <sub>CLCX</sub>	33	-	ns	
tcHCL clock fall time see Figure 22 - 8 -  Shift register (UART mode 0)  TxLXL serial port clock cycle time  tqvxH output data set-up to clock rising edge time  txHQX output data hold after clock rising edge time  txHQX input data hold after clock rising edge time  txHDX input data hold after clock rising edge time  txHDX input data valid to clock rising edge time  txHDV input data valid to clock rising edge time  SPI interface  fsPI SPI operating frequency slave  SPI operating frequency	CLCX	clock LOW time	see Figure 22	33	$T_{\text{cy(clk)}} - t_{\text{CHCX}}$	33	-	ns	
Shift register (UART mode 0)  TxLxL serial port clock cycle time  tqvxH output data set-up to clock rising edge time  txHQX output data hold after clock rising edge time  txHQX input data hold after clock rising edge time  txHDX input data hold after clock rising edge time  txHDV input data valid to clock rising edge time  SPI interface  fsPI SPI operating frequency slave  SPI operating frequency  slave  See Figure 23 16Tcy(clk) - 1083  13Tcy(clk) - 1083  13Tcy(clk) + 20 - Tcy(clk) + 20 -	CLCH	clock rise time	see Figure 22	-	8	-	8	ns	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CHCL	clock fall time	see Figure 22	-	8	-	8	ns	
$t_{QVXH}  \text{output data set-up to}  \text{see } \underline{\text{Figure 23}}  13T_{\text{cy(clk)}}  -  1083$ $t_{XHQX}  \text{output data hold after}  \text{see } \underline{\text{Figure 23}}  -  T_{\text{cy(clk)}} + 20  -  t_{XHDX}  \text{input data hold after}  \text{see } \underline{\text{Figure 23}}  -  0  -  t_{XHDX}  \text{input data valid to clock rising edge time}$ $t_{XHDV}  \text{input data valid to clock}  \text{see } \underline{\text{Figure 23}}  150  -  150$ $\underline{\text{SPI interface}}$ $\underline{\text{SPI operating frequency}}  \underline{\text{SPI operating frequency}}  \text{SPI operat$	hift regis	ter (UART mode 0)							
$t_{XHQX}  \begin{array}{c} \text{output data hold after} \\ \text{clock rising edge time} \end{array}  \begin{array}{c} \text{see } \underline{\text{Figure 23}} \\ \text{clock rising edge time} \end{array}  \begin{array}{c} - & T_{\text{cy(clk)}} + 20 \\ - & \\ \end{array}  \begin{array}{c} t_{XHDX} \\ \text{input data hold after} \\ \text{clock rising edge time} \end{array}  \begin{array}{c} \text{see } \underline{\text{Figure 23}} \\ \text{t}_{XHDV} \\ \text{input data valid to clock} \\ \text{rising edge time} \end{array}  \begin{array}{c} \text{see } \underline{\text{Figure 23}} \\ \text{see } \underline{\text{Figure 23}} \\ \text{SPI interface} \end{array}  \begin{array}{c} 150 \\ \text{see } \underline{\text{Figure 23}} \\ \text{SPI operating frequency} \\ \text{slave} \end{array}  \begin{array}{c} 0 \\ \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ \text{O} \end{array}  \begin{array}{c} \text{CCLK}_{6} \\ \text{O} \end{array}  \begin{array}{c} \text{O} \\ O$	XLXL		see Figure 23	16T <sub>cy(clk)</sub>	-	1333	-	ns	
clock rising edge time  t_{XHDX} input data hold after clock rising edge time  t_{XHDV} input data valid to clock see Figure 23 rising edge time  t_{XHDV} input data valid to clock rising edge time  SPI interface  f_{SPI} SPI operating frequency slave  0 CCLK/6 0	QVXH		see Figure 23	13T <sub>cy(clk)</sub>	-	1083	-	ns	
clock rising edge time  t_XHDV input data valid to clock see Figure 23 rising edge time  SPI interface  f_SPI SPI operating frequency slave  Clock rising edge time  150 - 150  CCLK/6 0	(HQX		see Figure 23	-	$T_{cy(clk)} + 20$	-	103	ns	
rising edge time  SPI interface  f <sub>SPI</sub> SPI operating frequency slave 0 CCLK/6 0	KHDX		see Figure 23	-	0	-	0	ns	
SPI operating frequency slave 0 CCLK/6 0	(HDV	•	see Figure 23	150	-	150	-	ns	
slave 0 CCLK/ <sub>6</sub> 0	PI interfa	се							
· ·	SPI	SPI operating frequency							
master - CCLK/		slave		0	ŭ	0	2.0	MHz	
74 -		master		-	CCLK <sub>/4</sub>	-	3.0	MHz	

Table 14. Dynamic characteristics (12 MHz) ...continued

 $V_{DD}$  = 2.4 V to 5.5 V unless otherwise specified.

 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified.[1][2]

Symbol	Parameter	Conditions	Variable clock		f <sub>osc</sub> = 12 MHz		Unit	
			Min	Max	Min	Max		
T <sub>SPICYC</sub>	SPI cycle time	see Figure 24, 25, 26, 27			'			
	slave		<sup>6</sup> /CCLK	-	500	-	ns	
	master		⁴∕cclk	-	333	-	ns	
t <sub>SPILEAD</sub>	SPI enable lead time	see Figure 26, 27						
	slave		250	-	250	-	ns	
t <sub>SPILAG</sub>	SPI enable lag time	see Figure 26, 27						
	slave		250	-	250	-	ns	
t <sub>SPICLKH</sub>	SPICLK HIGH time	see <u>Figure 24, 25, 26, 27</u>						
	master		<sup>2</sup> /CCLK	-	165	-	ns	
	slave		<sup>3</sup> /CCLK	-	250	-	ns	
t <sub>SPICLKL</sub>	SPICLK LOW time	see <u>Figure 24, 25, 26, 27</u>						
	master		<sup>2</sup> /CCLK	-	165	-	ns	
	slave		³∕cclk	-	250	-	ns	
t <sub>SPIDSU</sub>	SPI data set-up time	see Figure 24, 25, 26, 27	100	-	100	-	ns	
	master or slave							
t <sub>SPIDH</sub>	SPI data hold time	see <u>Figure 24, 25, 26, 27</u>	100	-	100	-	ns	
	master or slave							
t <sub>SPIA</sub>	SPI access time	see <u>Figure 26</u> , <u>27</u>						
	slave		0	120	0	120	ns	
t <sub>SPIDIS</sub>	SPI disable time	see <u>Figure 26</u> , <u>27</u>						
	slave		0	240	-	240	ns	
t <sub>SPIDV</sub>	SPI enable to output data valid time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>						
	slave		-	240	-	240	ns	
	master		-	167	-	167	ns	
t <sub>SPIOH</sub>	SPI output data hold time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>	0	-	0	-	ns	
t <sub>SPIR</sub>	SPI rise time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>						
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns	
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns	
t <sub>SPIF</sub>	SPI fall time	see <u>Figure 24, 25, 26, 27</u>						
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns	
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns	

<sup>[1]</sup> Parameters are valid over operating temperature range unless otherwise specified.

<sup>[2]</sup> Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

Table 15. Dynamic characteristics (18 MHz)

 $V_{DD}=3.6~V$  to 5.5 V unless otherwise specified.  $T_{amb}=-40~^{\circ}\mathrm{C}$  to +85  $^{\circ}\mathrm{C}$  for industrial applications, unless otherwise specified [1][2]

Symbol	Parameter	Conditions	Varia	ble clock	f <sub>osc</sub> = 18 MHz		Unit
			Min	Max	Min	Max	
f <sub>osc(RC)</sub>	internal RC oscillator frequency	nominal f = 7.3728 MHz trimmed to $\pm 1$ % at $T_{amb}$ = 25 °C; clock doubler option = OFF (default)	7.189	7.557	7.189	7.557	MHz
		nominal f = 14.7456 MHz; clock doubler option = ON	14.378	15.114	14.378	15.114	MHz
f <sub>osc(WD)</sub>	internal watchdog oscillator frequency		360	440	360	440	kHz
f <sub>osc</sub>	oscillator frequency		0	18	-	-	MHz
T <sub>cy(clk)</sub>	clock cycle time	see Figure 22	55	-	-	-	ns
f <sub>CLKLP</sub>	low-power select clock frequency		0	8	-	-	MHz
Glitch fil	ter						
t <sub>gr</sub>	glitch rejection time	P1.5/RST pin	-	50	-	50	ns
		any pin except P1.5/RST	-	15	-	15	ns
t <sub>sa</sub>	signal acceptance time	P1.5/RST pin	125	-	125	-	ns
		any pin except P1.5/RST	50	-	50	-	ns
External	clock						
t <sub>CHCX</sub>	clock HIGH time	see Figure 22	22	$T_{\text{cy(clk)}} - t_{\text{CLCX}}$	22	-	ns
$t_{CLCX}$	clock LOW time	see Figure 22	22	$T_{cy(clk)} - t_{CHCX}$	22	-	ns
t <sub>CLCH</sub>	clock rise time	see Figure 22	-	5	-	5	ns
t <sub>CHCL</sub>	clock fall time	see Figure 22	-	5	-	5	ns
Shift reg	ister (UART mode 0)						
$T_{XLXL}$	serial port clock cycle time	see Figure 23	16T <sub>cy(clk)</sub>	-	888	-	ns
t <sub>QVXH</sub>	output data set-up to clock rising edge time	see Figure 23	13T <sub>cy(clk)</sub>	-	722	-	ns
t <sub>XHQX</sub>	output data hold after clock rising edge time	see Figure 23	-	$T_{cy(clk)} + 20$	-	75	ns
t <sub>XHDX</sub>	input data hold after clock rising edge time	see Figure 23	-	0	-	0	ns
t <sub>XHDV</sub>	input data valid to clock rising edge time	see Figure 23	150	-	150	-	ns
SPI inter	face						
f <sub>SPI</sub>	SPI operating frequency						
	slave		0	cclk/6	0	3.0	MHz
	master		-	CCLK/4	-	4.5	MHz
T <sub>SPICYC</sub>	SPI cycle time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>					
	slave		<sup>6</sup> ∕cclĸ	-	333	-	ns
	master		⁴∕cclk	-	222	-	ns

Table 15. Dynamic characteristics (18 MHz) ...continued

 $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V unless otherwise specified.}$ 


 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified. [1][2]


Symbol	Parameter	Conditions	Variat	Variable clock		f <sub>osc</sub> = 18 MHz	
			Min	Max	Min	Max	
t <sub>SPILEAD</sub>	SPI enable lead time	see <u>Figure 26</u> , <u>27</u>			'		'
	slave		250	-	250	-	ns
t <sub>SPILAG</sub>	SPI enable lag time	see Figure 26, 27					
	slave		250	-	250	-	ns
t <sub>SPICLKH</sub>	SPICLK HIGH time	see Figure 24, 25, 26, 27					
	slave		³∕cclk	-	167	-	ns
	master		<sup>2</sup> /cclk	-	111	-	ns
t <sub>SPICLKL</sub>	SPICLK LOW time	see Figure 24, 25, 26, 27					
	slave		³∕cclk	-	167	-	ns
	master		<sup>2</sup> /cclk	-	111	-	ns
t <sub>SPIDSU</sub>	SPI data set-up time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>					
	master or slave		100	-	100	-	ns
t <sub>SPIDH</sub>	SPI data hold time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>					
	master or slave		100	-	100	-	ns
SPIA	SPI access time	see <u>Figure 26</u> , <u>27</u>					
	slave		0	80	0	80	ns
t <sub>SPIDIS</sub>	SPI disable time	see <u>Figure 26</u> , <u>27</u>					
	slave		0	160	-	160	ns
t <sub>SPIDV</sub>	SPI enable to output data valid time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>					
	slave		-	160	-	160	ns
	master		-	111	-	111	ns
t <sub>SPIOH</sub>	SPI output data hold time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>	0	-	0	-	ns
t <sub>SPIR</sub>	SPI rise time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>					
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns
t <sub>SPIF</sub>	SPI fall time	see <u>Figure 24</u> , <u>25</u> , <u>26</u> , <u>27</u>					
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns


<sup>[1]</sup> Parameters are valid over operating temperature range unless otherwise specified.


<sup>[2]</sup> Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.


### 11.1 Waveforms















### 11.2 ISP entry mode

### Table 16. Dynamic characteristics, ISP entry mode

 $V_{DD}$  = 2.4 V to 5.5 V, unless otherwise specified.

 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{VR}$	$V_{\text{DD}}$ active to $\overline{\text{RST}}$ active delay time	pin P1.5/RST	50	-	-	μS
t <sub>RH</sub>	RST HIGH time	pin P1.5/RST	1	-	32	μS
t <sub>RL</sub>	RST LOW time	pin P1.5/RST	1	-	-	μS



### 12. Other characteristics

### 12.1 Comparator electrical characteristics

Table 17. Comparator electrical characteristics

 $V_{DD} = 2.4 \text{ V to } 5.5 \text{ V, unless otherwise specified.}$ 

 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{IO}$	input offset voltage		-	-	±10	mV
V <sub>IC</sub>	common-mode input voltage		0	-	$V_{DD}-0.3$	V
CMRR	common-mode rejection ratio		<u>[1]</u> _	-	-50	dB
t <sub>res(tot)</sub>	total response time		-	250	500	ns
t <sub>(CE-OV)</sub>	chip enable to output valid time		-	-	10	μS
I <sub>LI</sub>	input leakage current	$0 \text{ V} < \text{V}_{\text{I}} < \text{V}_{\text{DD}}$	-	-	±1	μΑ

<sup>[1]</sup> This parameter is characterized, but not tested in production.

### 12.2 ADC electrical characteristics

### Table 18. ADC electrical characteristics

 $V_{DD}$  = 2.4 V to 5.5 V, unless otherwise specified.

 $T_{amb} = -40$  °C to +85 °C for industrial applications, unless otherwise specified.


All limits valid for an external source impedance of less than 10 k $\Omega$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA(ADC)</sub>	ADC analog supply voltage					
$V_{SSA}$	analog ground voltage					
V <sub>IA</sub>	analog input voltage		$V_{SS}-0.4$	-	$V_{DD} + 0.4$	V
C <sub>ia</sub>	analog input capacitance		-	-	15	pF
E <sub>D</sub>	differential linearity error		-	-	±1	LSB
E <sub>L(adj)</sub>	integral non-linearity		-	-	±1.5	LSB
E <sub>O</sub>	offset error		-	-	±2	LSB
E <sub>G</sub>	gain error		-	-	±1	LSB
E <sub>u(tot)</sub>	total unadjusted error		-	-	±2	LSB
M <sub>CTC</sub>	channel-to-channel matching		-	-	±1	LSB
$\alpha_{\text{ct(port)}}$	crosstalk between port inputs	0 kHz to 100 kHz	-	-	-60	dB
SR <sub>in</sub>	input slew rate		-	-	100	V/ms
T <sub>cy(ADC)</sub>	ADC clock cycle time		152	-	2000	ns
t <sub>ADC</sub>	ADC conversion time	ADC enabled	-	-	36T <sub>cy(ADC)</sub>	μS

## 13. Package outline

TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm

SOT361-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	C	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	9.8 9.6	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.8 0.5	8° 0°


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT361-1		MO-153			<del>-99-12-27</del> 03-02-19	
				<b>-</b>	00.02-19	—

Fig 29. Package outline SOT361-1 (TSSOP28)

### PLCC28: plastic leaded chip carrier; 28 leads

SOT261-2



#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	1550E DATE	
SOT261-2	112E08	MS-018	EDR-7319		<del>99-12-27</del> 01-11-15	

Fig 30. Package outline SOT261-2 (PLCC28)

## 14. Abbreviations

Table 19. Abbreviations

Acronym	Description
ADC	Analog to Digital Converter
BOD	BrownOut Detect
CPU	Central Processing Unit
CCU	Capture/Compare Unit
CRC	Cyclic Redundancy Check
DAC	Digital to Analog Converter
EPROM	Erasable Programmable Read-Only Memory
EEPROM	Electrically Erasable Programmable Read-Only Memory
EMI	ElectroMagnetic Interference
GPIO	General Purpose Input/Output
LSB	Least Significant Bit
MSB	Most Significant Bit
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
RC	Resistance-Capacitance
RTC	Real-Time Clock
SAR	Successive Approximation Register
SFR	Special Function Register
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter
WDT	WatchDog Timer

# 15. Revision history

### Table 20. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
P89LPC980_982_983_985 v.4	20100615	Product data sheet	-	P89LPC980_982_983_985_3
Modifications:	Section 7.4	"Crystal oscillator option"	on page 33: U	odated text.
	<ul> <li>Section 7.2</li> </ul>	27 "Watchdog timer" on pag	<u>je 54</u> : Updated	text.
P89LPC980_982_983_985_3	20100518	Product data sheet	-	P89LPC980_982_983_985_2
Modifications:	<ul> <li>Changed d</li> </ul>	ata sheet status to 'Produc	t data sheet'.	
	<ul> <li>Table 13 "S BOD reset.</li> </ul>	•	ited Min/Typ/M	ax values for BOD interrupt and
	<ul> <li>Table 13 "S (dV/dt)<sub>r</sub>.</li> </ul>	Static characteristics": Upda	ted conditions	and Min/Max/Unit values for
P89LPC980_982_983_985_2	20100208	Preliminary data sheet	-	P89LPC980_982_1
Modifications:	Added P89	LPC983 and P89LPC985	devices.	
	<ul> <li>Table 12 "L</li> </ul>	imiting values": Updated V	<sub>ESD</sub> min/max.	
	<ul> <li>Table 13 "S</li> </ul>	Static characteristics": Upda	ited I <sub>DD(oper)</sub> ar	nd I <sub>DD(idle)</sub> .
P89LPC980_982_1	20091113	Preliminary data sheet	-	-

### 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

# P89LPC980/982/983/985

#### 8-bit microcontroller with accelerated two-clock 80C51 core

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 18. Contents

1	General description	. 1	7.17.3.2	Power-down mode	42
2	Features and benefits		7.17.3.3	Total Power-down mode	
2.1	Principal features		7.17.4	Regulators	42
2.2	Additional features		7.18	Reset	
3	Ordering information		7.18.1	Reset vector	43
			7.19	Timers/counters 0 and 1	44
3.1	Ordering options		7.19.1	Mode 0	44
4	Block diagram	. 4	7.19.2	Mode 1	44
5	Functional diagram	. 6	7.19.3	Mode 2	44
6	Pinning information	. 7	7.19.3.1	Mode 3	44
6.1	Pinning		7.19.3.2	Mode 6	
6.2	Pin description		7.19.4	Timer overflow toggle output	44
7	Functional description		7.20	Timers/counters 2, 3 and 4	44
7.1	Special function registers		7.20.1	Mode 0: 16-bit timer/counter with auto-reload	45
7.2	Enhanced CPU		7.20.2	Mode 1: 16-bit timer/counter with input	
7.3	Clocks			capture	
7.3.1	Clock definitions		7.20.3	Mode 2: 16-bit PWM mode	45
7.3.2	CPU clock (OSCCLK)		7.20.4	Timer overflow toggle output	
7.4	Crystal oscillator option		7.21	RTC/system timer	
7. <del>4</del> .1	Low speed oscillator option		7.22	UART	
7.4.2	Medium speed oscillator option		7.22.1	Mode 0	
7.4.3	High speed oscillator option		7.22.2	Mode 1	
7.5	Clock output		7.22.3	Mode 2	
7.6	On-chip RC oscillator option		7.22.4	Mode 3	
7.7	Watchdog oscillator option		7.22.5	Baud rate generator and selection	
7.8	External clock input option		7.22.6	Framing error	
7.9	Clock source switching on the fly		7.22.7	Break detect	
7.10	CCLK wake-up delay		7.22.8	Double buffering	47
7.11	CCLK modification: DIVM register		7.22.9	Transmit interrupts with double buffering	
7.12	Low power select			enabled (modes 1, 2 and 3)	47
7.13	Memory organization		7.22.10	The 9 <sup>th</sup> bit (bit 8) in double buffering	
7.14	Data RAM arrangement			(modes 1, 2 and 3)	
7.15	Interrupts		7.23	I <sup>2</sup> C-bus serial interface	
7.15.1	External interrupt inputs		7.24	SPI	
7.16	I/O ports		7.24.1	Typical SPI configurations	
7.16.1	Port configurations		7.25	Analog comparators	
7.16.1.1			7.25.1	Selectable internal reference voltage	
7.16.1.2			7.25.2	Comparator interrupt	
7.16.1.3	· · · · · · · · · · · · · · · · · · ·		7.25.3	Comparators and power reduction modes	
7.16.1.4			7.26	KBI	
7.16.2	Port 0 analog functions		7.27	Watchdog timer	
7.16.3	Additional port features		7.28	Additional features	
7.16.4	Pin remap	40	7.28.1	Software reset	
7.17	Power management		7.28.2	Dual data pointers	
7.17.1	Brownout detection		7.29	Flash program memory	
7.17.2	Power-on detection		7.29.1	General description	
7.17.3	Power reduction modes	42	7.29.2	Features	
7.17.3.1	Idle mode	42	7.29.3	Flash organization	56

continued >>

# P89LPC980/982/983/985

### **NXP Semiconductors**

### 8-bit microcontroller with accelerated two-clock 80C51 core

7.29.4	Using flash as data storage	
7.29.5	Flash programming and erasing	
7.29.6	ICP	
7.29.7	IAP	
7.29.8	ISP	
7.29.9	Power-on reset code execution	
7.29.10	Hardware activation of the bootloader	
7.30	User configuration bytes	
7.31	User sector security bytes	
В	ADC (P89LPC983/985)	
8.1	General description	
8.2	Features and benefits	
8.3	Block diagram	60
8.4	ADC operating modes	60
8.4.1	Fixed channel, single conversion mode	
8.4.2	Fixed channel, continuous conversion mode .	60
8.4.3	Auto scan, single conversion mode	60
8.4.4	Auto scan, continuous conversion mode	61
8.4.5 8.4.6	Dual channel, continuous conversion mode	61 61
6.4.0 8.5	Single step mode	
o.o 8.5.1	Conversion start modes	
8.5.2	Start immediately	
8.5.3	Edge triggered	
8.6	Boundary limits interrupt	-
8.7	Clock divider	
8.8	Power-down and Idle mode	
9	Limiting values	
10	Static characteristics	65
-		
11	Dynamic characteristics	
11.1	Waveforms	73 75
11.2	ISP entry mode	
12	Other characteristics	
12.1	Comparator electrical characteristics	
12.2	ADC electrical characteristics	
13	Package outline	
14	Abbreviations	80
15	Revision history	81
16	Legal information	82
16.1	Data sheet status	
16.2	Definitions	
16.3	Disclaimers	
16.4	Trademarks	83
17	Contact information	83
18	Contents	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com