

## **PCA9501**

# 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM and 6 address pins

Rev. 04 — 10 February 2009

**Product data sheet** 

### 1. General description

The PCA9501 is an 8-bit I/O expander with an on-board 2-kbit EEPROM.

The I/O expandable eight quasi-bidirectional data pins can be independently assigned as inputs or outputs to monitor board level status or activate indicator devices such as LEDs. The system master writes to the I/O configuration bits in the same way as for the PCF8574. The data for each input or output is kept in the corresponding input or output register. The system master can read all registers.

The EEPROM can be used to store error codes or board manufacturing data for read-back by application software for diagnostic purposes and are included in the I/O expander package.

The PCA9501 active LOW open-drain interrupt output is activated when any input state differs from its corresponding input port register state. It is used to indicate to the system master that an input state has changed and the device needs to be interrogated.

The PCA9501 has six address pins with internal pull-up resistors allowing up to 64 devices to share the common two-wire I<sup>2</sup>C-bus software protocol serial data bus. The fixed GPIO address starts with '0' and the fixed EEPROM I<sup>2</sup>C-bus address starts with '1', so the PCA9501 appears as two separate devices to the bus master.

The PCA9501 supports hot insertion to facilitate usage in removable cards on backplane systems.

### 2. Features

- 8 general purpose input/output expander/collector
- Replacement for PCF8574 with integrated 2-kbit EEPROM
- Internal 256 × 8 EEPROM
- Self timed write cycle (5 ms typical)
- 16 byte page write operation
- I<sup>2</sup>C-bus and SMBus interface logic
- Internal power-on reset
- Noise filter on SCL/SDA inputs
- Active LOW interrupt output
- 6 address pins allowing up to 64 devices on the I<sup>2</sup>C-bus/SMBus
- No glitch on power-up
- Supports hot insertion
- Power-up with all channels configured as inputs



PCA9501 **NXP Semiconductors** 

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

- Low standby current
- Operating power supply voltage range of 2.5 V to 3.6 V
- 5 V tolerant inputs/outputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO20, TSSOP20, HVQFN20

#### **Applications** 3.

- Board version tracking and configuration
- Board health monitoring and status reporting
- Multi-card systems in telecom, networking, and base station infrastructure equipment
- Field recall and troubleshooting functions for installed boards
- General-purpose integrated I/O with memory
- Replacement for PCF8574 with integrated 2-kbit EEPROM
- Bus master sees GPIO and EEPROM as two separate devices
- Six hardware address pins allow up to 64 PCA9501s to be located in the same I<sup>2</sup>C-bus/SMBus

#### **Ordering information** 4.

**Ordering information** Table 1.

Type number	Package							
	Name	Description	Version					
PCA9501D	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1					
PCA9501PW	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1					
PCA9501BS	HVQFN20	plastic thermal enhanced very thin quad flat package; no leads; 20 terminals; body $5\times5\times0.85~\text{mm}$	SOT662-1					


### 4.1 Ordering options

Table 2. **Ordering options** 

Type number	Topside mark	Temperature range
PCA9501D	PCA9501D	–40 °C to +85 °C
PCA9501PW	PCA9501	–40 °C to +85 °C
PCA9501BS	9501	–40 °C to +85 °C


### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 5. Block diagram



### 6. Pinning information


### 6.1 Pinning



PCA9501\_4 © NXP B.V. 2009. All rights reserved.

**PCA9501 NXP Semiconductors** 

### 8-bit I2C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM



### 6.2 Pin description

Table 3. Pin description


Symbol	Pin		Description
	SO20, TSSOP20	HVQFN20	
A0	1	19	address lines (internal pull-up)
A1	2	20	
A2	3	1	
A3	12	10	
A4	11	9	
A5	9	7	
IO0	4	2	quasi-bidirectional I/O pins
IO1	5	3	
IO2	6	4	
IO3	7	5	
IO4	13	11	
IO5	14	12	
IO6	15	13	
107	16	14	
ĪNT	8	6	active LOW interrupt output (open-drain)
$V_{SS}$	10	8 <u>[1]</u>	supply ground
WC	17	15	active LOW write control pin
SCL	18	16	I <sup>2</sup> C-bus serial clock
SDA	19	17	I <sup>2</sup> C-bus serial data
$V_{DD}$	20	18	supply voltage

<sup>[1]</sup> HVQFN20 package die supply ground is connected to both  $V_{SS}$  pin and exposed center pad.  $V_{SS}$  pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the printed-circuit board in the thermal pad region.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 7. Functional description


Refer also to Figure 1 "Block diagram of PCA9501".



### 7.1 Device addressing

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9501 is shown in <u>Figure 6</u>. Internal pull-up resistors are incorporated on the hardware-selectable address pins.

The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.



**Remark:** Reserved I<sup>2</sup>C-bus addresses must be used with caution since they can interfere with:

- Reserved for future use I<sup>2</sup>C-bus addresses (0000 011, 1111 1xx)
- Slave devices that use the 10-bit addressing scheme (1111 0xx)
- Slave devices that are designed to respond to the General Call address (0000 000)
- Hs-mode master code (0000 1xx)

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 7.2 Control register


The PCA9501 contains a single 8-bit register called the Control register, which can be written and read via the I<sup>2</sup>C-bus. This register is sent after a successful acknowledgment of the slave address.


It contains the I/O operation information.

### 7.3 I/O operations

(Refer also to Figure 5.)

Each of the PCA9501's eight I/Os can be independently used as an input or output. Output data is transmitted to the port by the I/O Write mode (see <u>Figure 7</u>). Input I/O data is transferred from the port to the microcontroller by the Read mode (see <u>Figure 8</u>).






PCA9501\_4 © NXP B.V. 2009. All rights reserved.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

#### 7.3.1 Quasi-bidirectional I/Os

A quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data direction. At power-on the I/Os are HIGH. In this mode, only a current source to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. See Figure 9.



### 7.3.2 Interrupt

The PCA9501 provides an open-drain output (INT) which can be fed to a corresponding input of the microcontroller. This gives these chips a type of master function which can initiate an action elsewhere in the system. See Figure 10.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{v(INT)}$  the signal  $\overline{INT}$  is valid. See Figure 11.


Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt.


Resetting occurs as follows:

- In the Read mode at the acknowledge bit after the rising edge of the SCL signal
- In the Write mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal
- Returning of the port data to its original setting
- Interrupts which occur during the acknowledge clock pulse may be lost (or very short) due to the resetting of the interrupt during this pulse.

Each change of the I/Os after resetting will be detected and, after the next rising clock edge, will be transmitted as  $\overline{\text{INT}}$ . Reading from or writing to another device does not affect the interrupt circuit.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM





### 7.4 Memory operations

### 7.4.1 Write operations

Write operations require an additional address field to indicate the memory address location to be written. The address field is eight bits long providing access to any one of the 256 words of memory. There are two types of write operations, 'byte write' and 'page write'.


Write operation is possible when the Write Control pin ( $\overline{WC}$ ) is put at a LOW logic level (0). When this control signal is set at 1, write operation is not possible and data in the memory is protected.

'Byte write' and 'page write' explained below assume that  $\overline{WC}$  is set to 0.

### **7.4.1.1** Byte write


To perform a byte write, the START condition is followed by the memory slave address and the  $R/\overline{W}$  bit set to 0. The PCA9501 will respond with an acknowledge and then consider the next eight bits sent as the word address and the eight bits after the word address as the data. The PCA9501 will issue an acknowledge after the receipt of both the word address and the data. To terminate the data transfer the master issues the STOP condition, initiating the internal write cycle to the non-volatile memory. Only write and read operations to the quasi-bidirectional I/Os are allowed during the internal write cycle.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM



### **7.4.1.2** Page write

A page write is initiated in the same way as the byte write, if after sending the first word of data the STOP condition is not received, the PCA9501 considers subsequent words as data. After each data word the PCA9501 responds with an acknowledge and the four least significant bits of the memory address field are incremented. Should the master not send a STOP condition after 16 data words, the address counter will return to its initial value and overwrite the data previously written. After the receipt of the STOP condition the inputs will behave as with the byte write during the internal write cycle.



#### 7.4.2 Read operations


PCA9501 read operations are initiated in an identical manner to write operations with the exception that the memory slave address  $R/\overline{W}$  bit is set to '1'. There are three types of read operations: current address read, random read and sequential read.

#### 7.4.2.1 Current address read

The PCA9501 contains an internal address counter that increments after each read or write access and as a result, if the last word accessed was at address 'n' then the address counter contains the address 'n + 1'.


When the PCA9501 receives its memory slave address with the  $R/\overline{W}$  bit set to one it issues an acknowledge and uses the next eight clocks to transmit the data contained at the address stored in the address counter. The master ceases the transmission by issuing the STOP condition after the eighth bit. There is no ninth clock cycle for the acknowledge.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM




#### 7.4.2.2 Random read

The PCA9501's random read mode allows the address to be read from to be specified by the master. This is done by performing a dummy write to set the address counter to the location to be read. The master must perform a byte write to the address location to be read, but instead of transmitting the data after receiving the acknowledge from the PCA9501, the master re-issues the START condition and memory slave address with the  $R/\overline{W}$  bit set to one. The PCA9501 will then transmit an acknowledge and use the next eight clock cycles to transmit the data contained in the addressed location. The master ceases the transmission by issuing the STOP condition after the eighth bit, omitting the ninth clock cycle acknowledge.



### 7.4.2.3 Sequential read

The PCA9501 sequential read is an extension of either the current address read or random read. If the master does not issue a STOP condition after it has received the eighth data bit, but instead issues an acknowledge, the PCA9501 will increment the address counter and use the next eight cycles to transmit the data from that location. The master can continue this process to read the contents of the entire memory. Upon reaching address 255 the counter will return to address 0 and continue transmitting data until a STOP condition is received. The master ceases the transmission by issuing the STOP condition after the eighth bit, omitting the ninth clock cycle acknowledge.



PCA9501\_4 © NXP B.V. 2009. All rights reserved.


### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 8. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 17).



### 8.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 18).



### 8.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 19).

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM




### 8.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 9. Application design-in information

A central processor/controller typically located on the system main board can use the 400 kHz I<sup>2</sup>C-bus/SMBus to poll the PCA9501 devices located on the system cards for status or version control type of information. The PCA9501 may be programmed at manufacturing to store information regarding board build, firmware version, manufacturer identification, configuration option data, and so on. Alternately, these devices can be used as convenient interface for board configuration, thereby utilizing the I<sup>2</sup>C-bus/SMBus as an intra-system communication bus



### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM



GPIO device address configured as 0110 000x for this example.

EEPROM device address configured as 1110 000x for this example.

IO0, IO2, IO3 configured as outputs.

IO1, IO4, IO5 configured as inputs.

IO6, IO7 are not used and must be configured as outputs.

Fig 22. Typical application

### 10. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+4.0	V
$V_{I}$	input voltage		$V_{SS}-0.5$	5.5	V
I <sub>I</sub>	input current		-20	+20	mA
I <sub>O</sub>	output current		-25	+25	mA
$I_{DD}$	supply current		-100	+100	mA
$I_{SS}$	ground supply current		-100	+100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
P/out	power dissipation per output		-	100	mW
$T_{stg}$	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 11. Static characteristics


Table 5. Static characteristics

 $V_{DD}$  = 3.3 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

VDD         supply voltage         2.5         3.3         3.6         V           IDDD         standby current         A0 to A5; WC = HIGH         -         -         60         μA           IDD1         supply current read         -         -         1         mA           IDD2         supply current write         -         -         2         mA           VPOR         power-on reset voltage         -         -         -         2.4         V           Input SCL; input/output SDA         v         Input/Gutput SDA         -         -         +         +0.3V <sub>DD</sub> V           VIL         LOW-level input voltage         -         0.7V <sub>DD</sub> -         5.5         V           IOL         LOW-level output current         V <sub>1</sub> = V <sub>DD</sub> or V <sub>SS</sub> -1         +         +1         μA           C <sub>1</sub> input capacitance         V <sub>1</sub> = V <sub>SS</sub> -1         -         +1         μA           C <sub>1</sub> input capacitance         V <sub>1</sub> = V <sub>SS</sub> -1         +0.3V <sub>DD</sub> V           VI <sub>H</sub> HIGH-level input voltage         -0.5         -         +0.3V <sub>DD</sub> µA           I <sub>1</sub> H <sub>L</sub> (max)         input capacitance	Symbol	Parameter	Conditions		Min	Тур	Max	Unit
	Supply							
lop1   supply current read   -   -   1   mA   lop2   supply current write   -   -   2   mA   lop2   supply current write   -   -   2   mA   lop2   supply current write   -   -   2   mA   VPOR   power-on reset voltage   -   -   -   2   4   V   VIIII   IDVIDUTUS SDA   SUPPLY CURRENT   SUPPLY	$V_{DD}$	supply voltage			2.5	3.3	3.6	V
	$I_{DDQ}$	standby current	A0 to A5; $\overline{WC}$ = HIGH		-	-	60	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>DD1</sub>	supply current read			-	-	1	mA
$ \begin{array}{ c c c c c } \hline \textbf{Input SCL}; \textbf{ input/output SDA} \\ \hline \textbf{V}_{IL} & LOW-level input voltage & -0.5 & - & +0.3V_{DD} & V\\ \hline \textbf{V}_{IH} & HIGH-level input voltage & 0.7V_{DD} & - & 5.5 & V\\ \hline \textbf{I}_{OL} & LOW-level output current & V_{OL} = 0.4 V & 3 & - & - & mA\\ \hline \textbf{I}_{LI} & \textbf{input leakage current} & V_{I} = V_{DD}  \text{or}  V_{SS} & -1 & - & +1 & \mu A\\ \hline \textbf{C}_{i} & \textbf{input capacitance} & V_{I} = V_{SS} & - & - & - & 7 & pF\\ \hline \textbf{IVO expander port} \\ \hline \textbf{V}_{IL} & LOW-level input voltage & -0.5 & - & +0.3V_{DD} & V\\ \hline \textbf{V}_{IH} & HIGH-level input voltage & -0.5 & - & +0.3V_{DD} & V\\ \hline \textbf{I}_{I+L(max)} & \textbf{input current through protection diodes} & -400 & - & +400 & \mu A\\ \hline \textbf{I}_{OL} & LOW-level output current & V_{OL} = 1 V & 11 & 10 & 25 & - & mA\\ \hline \textbf{I}_{OH} & HIGH-level output current & V_{OH} = V_{SS} & 30 & 100 & 300 & \mu A\\ \hline \textbf{I}_{OH} & HIGH-level output current & V_{OH} = V_{SS} & 30 & 100 & 300 & \mu A\\ \hline \textbf{I}_{OH} & transient pull-up current & V_{OH} = V_{SS} & 30 & 100 & 300 & \mu A\\ \hline \textbf{I}_{OH} & transient pull-up current & V_{OH} = V_{SS} & 30 & 100 & 300 & \mu A\\ \hline \textbf{I}_{OH} & transient pull-up current & - & 2 & - & mA\\ \hline \textbf{C}_{i} & \text{input capacitance} & - & - & 10 & pF\\ \hline \textbf{C}_{O} & \text{output capacitance} & - & - & 10 & pF\\ \hline \textbf{Address inputs A0 to A5;} & \hline \textbf{WC input} \\ \hline \textbf{V}_{IL} & LOW-level input voltage & -0.5 & - & +0.3V_{DD} & V\\ \hline \textbf{V}_{IH} & HIGH-level input voltage & -0.5 & - & +0.3V_{DD} & V\\ \hline \textbf{V}_{IH} & \text{Input leakage current} & V_{I} = V_{DD} & -1 & - & +1 & \mu A\\ \hline \textbf{pull-up;} & V_{I} = V_{SS} & 10 & 25 & 100 & \mu A\\ \hline \textbf{Interrupt output INT} \\ \hline \textbf{I}_{OL} & LOW-level output current & V_{OL} = 0.4 V & 1.6 & - & - & mA\\ \hline \textbf{D}_{OH} & \textbf{D}_{OH} & \textbf{D}_{OH} & \textbf{D}_{OH} & \textbf{D}_{OH} \\ \hline \textbf{D}_{OL} & LOW-level output current & V_{OL} = 0.4 V & 1.6 & - & - & mA\\ \hline \textbf{D}_{OL} & LOW-level output current & V_{OL} = 0.4 V & 1.6 & - & - & - & mA\\ \hline \textbf{D}_{OL} & LOW-level output current & V_{OL} = 0.4 V & 1.6 & - & - & - & - & mA\\ \hline \textbf{D}_{OL} & \textbf{D}_{OL} & \textbf{D}_{OL} & \textbf{D}_{OL} & \textbf{D}_{OL} & \textbf{D}_{OL} & -$	$I_{DD2}$	supply current write			-	-	2	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{POR}$	power-on reset voltage			-	-	2.4	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input SCL	; input/output SDA						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$		3	-	-	mA
$ \begin{array}{ c c c c } \hline \textit{VO} \ expander \ port \\ \hline \textit{V}_{IL} & LOW-level \ input \ voltage \\ \hline \textit{V}_{IH} & HIGH-level \ input \ voltage \\ \hline \textit{V}_{IH} & HIGH-level \ input \ voltage \\ \hline \textit{V}_{II_{IHL(max)}} & input \ current \ through \ protection \ diodes \\ \hline \textit{I}_{OL} & LOW-level \ output \ current \\ \hline \textit{V}_{OL} = 1 \ V & 11 \ 10 \ 25 \ - \ mA \\ \hline \textit{I}_{OH} & HIGH-level \ output \ current \\ \hline \textit{V}_{OH} = \textit{V}_{SS} & 30 \ 100 \ 300 \ \muA \\ \hline \textit{I}_{OH} & transient \ pull-up \ current \\ \hline \textit{V}_{OH} = \textit{V}_{SS} & 30 \ 100 \ 300 \ \muA \\ \hline \textit{I}_{OH} & transient \ pull-up \ current \\ \hline \textit{C}_{i} & input \ capacitance \\ \hline \textit{C}_{i} & input \ capacitance \\ \hline \textit{C}_{o} & output \ capacitance \\ \hline \textit{Address inputs A0 to A5; } \hline \textit{WC input} \\ \hline \textit{V}_{IL} & LOW-level \ input \ voltage \\ \hline \textit{V}_{IL} & LOW-level \ input \ voltage \\ \hline \textit{V}_{IL} & HIGH-level \ input \ voltage \\ \hline \textit{I}_{LI} & input \ leakage \ current \\ \hline \textit{V}_{IL} & \textit{V}_{ID} & -1 \ - \ +1 \ \muA \\ \hline \textit{pull-up; } \textit{V}_{I} = \textit{V}_{SS} & 10 \ 25 \ 100 \ \muA \\ \hline \textit{Interrupt output } \hline \textit{INT} \\ \hline \textit{I}_{OL} & LOW-level \ output \ current \\ \hline \textit{V}_{OL} = 0.4 \ V & 1.6 \ - \ - \ mA \\ \hline \textit{MOW-level output current} & \textit{V}_{OL} = 0.4 \ V & 1.6 \ - \ - \ mA \\ \hline \textit{C}_{OL} & -1 \ - \ - \ - \ - \ - \ - \ - \ - \ - $	ILI	input leakage current	$V_I = V_{DD}$ or $V_{SS}$		-1	-	+1	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ci	input capacitance	$V_I = V_{SS}$		-	-	7	pF
$V_{IH}$ HIGH-level input voltage $0.7V_{DD}$ - 5.5 V $I_{IHL(max)}$ input current through protection diodes $-400$ - $+400$ μA $I_{OL}$ LOW-level output current $V_{OL} = 1$ V 1 10 25 - mA $I_{OH}$ HIGH-level output current $V_{OH} = V_{SS}$ 30 100 300 μA $I_{OH}$ transient pull-up current $V_{OH} = V_{SS}$ 30 100 300 μA $I_{OH}$ input capacitance $V_{OH} = V_{SS}$ 30 100 pF $I_{OH}$ Co output capacitance $I_{OH}$ current $I$	I/O expan	der port						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{IL}$	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
$I_{OL}  LOW-level output current \qquad V_{OL} = 1 \ V \qquad \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$I_{\text{IHL(max)}}$	input current through protection diodes			-400	-	+400	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 1 V	[1]	10	25	-	mΑ
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{SS}$		30	100	300	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	l <sub>OHt</sub>	transient pull-up current			-	2	-	mΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ci	input capacitance			-	-	10	pF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Co	output capacitance			-	-	10	pF
$\begin{array}{c} V_{IH} & \text{HIGH-level input voltage} \\ I_{LI} & \text{input leakage current} \\ \hline I_{OL} & \text{Input loup loup current} \\ \hline I_{OL} & Input loup loup loup loup loup loup loup loup$	Address i	nputs A0 to A5; WC input						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$V_{IL}$	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
$pull-up; \ V_I = V_{SS} \qquad 10 \qquad 25 \qquad 100 \qquad \mu A$	$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
Interrupt output $\overline{\text{INT}}$ $I_{OL}$ LOW-level output current $V_{OL} = 0.4 \text{ V}$ 1.6 mA	I <sub>LI</sub>	input leakage current	$V_I = V_{DD}$		-1	-	+1	μΑ
$I_{OL}$ LOW-level output current $V_{OL} = 0.4 \text{ V}$ 1.6 mA			pull-up; $V_I = V_{SS}$		10	25	100	μΑ
· · · · · · · · · · · · · · · · · · ·	Interrupt	output INT						
$I_L$ leakage current $V_I = V_{DD}$ or $V_{SS}$ $-1$ - $+1$ $\mu A$	I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$		1.6	-	-	mA
	IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$		-1	-	+1	μΑ

<sup>[1]</sup> Each I/O must be externally limited to a maximum of 25 mA and the device must be limited to a maximum current of 100 mA.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM



**Remark:** Rapid fall-off in  $V_{OH}$  at current inception is due to a diode that provides 5 V overvoltage protection for the GPIO I/O pins. When the GPIO I/Os are being used as inputs, the internal current source  $V_{OH}$  should be evaluated to determine if external pull-up resistors are required to provide sufficient  $V_{IH}$  threshold noise margin.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 12. Dynamic characteristics

Table 6. Dynamic characteristics

Table 0.	Dynamic characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sup>2</sup> C-bus ti	ming <u><sup>[1]</sup></u> (see <u>Figure 24</u> )					
$f_{SCL}$	SCL clock frequency		-	-	400	kHz
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	-	50	ns
t <sub>BUF</sub>	bus free time between a STOP and START condition		1.3	-	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition		0.6	-	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition		0.6	-	-	μs
t <sub>r</sub>	rise time of both SDA and SCL signals		-	-	0.3	μs
t <sub>f</sub>	fall time of both SDA and SCL signals		-	-	0.3	μs
t <sub>SU;DAT</sub>	data set-up time		250	-	-	ns
$t_{HD;DAT}$	data hold time		0	-	-	ns
$t_{\text{VD;DAT}}$	data valid time	SCL LOW to data output	-	-	1.0	μs
t <sub>SU;STO</sub>	set-up time for STOP condition		0.6	-	-	μs
Port timin	g					
$t_{V(Q)}$	data output valid time	$C_L \le 100 \text{ pF}$	-	-	4	μs
t <sub>su(D)</sub>	data input set-up time	$C_L \le 100 \text{ pF}$	0	-	-	μs
$t_{h(D)}$	data input hold time	$C_L \leq 100 \; pF$	4	-	-	μs
Interrupt t	timing					
$t_{\text{v(INT)}} \\$	valid time on pin INT	$C_L \leq 100 \; pF$	-	-	4	μs
$t_{\text{rst}(\text{INT})}$	reset time on pin INT	$C_L \leq 100 \; pF$	-	-	4	μs
Power-up	timing					
$t_{pu(R)}$	read power-up time		[2] _	-	1	ms
$t_{pu(W)}$	write power-up time		[2] _	-	5	ms
Write cyc	le limits (see <u>Figure 25</u> )					
$T_{cy(W)}$	write cycle time		<u>[3]</u> _	5	10	ms

<sup>[1]</sup> All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

Table 7. Non-volatile storage specifications


Parameter	Specification
memory cell data retention	10 years minimum
number of memory cell write cycles	100,000 cycles minimum


PCA9501\_4 © NXP B.V. 2009. All rights reserved.

<sup>[2]</sup>  $t_{pu(R)}$  and  $t_{pu(W)}$  are the delays required from the time  $V_{DD}$  is stable until the specified operation can be initiated. These parameters are guaranteed by design.

<sup>[3]</sup>  $T_{cy(W)}$  is the maximum time that the device requires to perform the internal write operation.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM






### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 13. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013			<del>-99-12-27</del> 03-02-19	


Fig 26. Package outline SOT163-1 (SO20)

**PCA9501 NXP Semiconductors** 

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



=		······································																	
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

EC JEDEC	JEITA	PROJECTIO	ISSUE DATE
MO-153			<del>99-12-27</del> 03-02-19

Fig 27. Package outline SOT360-1 (TSSOP20)

PCA9501\_4 © NXP B.V. 2009. All rights reserved.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

HVQFN20: plastic thermal enhanced very thin quad flat package; no leads; 20 terminals; body  $5 \times 5 \times 0.85 \text{ mm}$ 

SOT662-1




Fig 28. Package outline SOT662-1 (HVQFN20)

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 29</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 8 and 9

Table 8. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)  Volume (mm³)					
	< 350	≥ 350				
< 2.5	235	220				
≥ 2.5	220 220					


Table 9. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)  Volume (mm³)						
	< 350	350 to 2000	> 2000				
< 1.6	260	260	260				
1.6 to 2.5	260	250	245				
> 2.5	250 245 245						

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 29.

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

### 15. Abbreviations

Table 10. Abbreviations

Acronym	Description
ASIC	Application Specific Integrated Circuit
CBT	Cross Bar Technology
CDM	Charged-Device Model
CPU	Central Processing Unit
EEPROM	Electrically Erasable Programmable Read Only Memory
ESD	ElectroStatic Discharge
GPIO	General Purpose Input/Output
НВМ	Human Body Model
I <sup>2</sup> C-bus	Inter Integrated Circuit bus
I/O	Input/Output
IC	Integrated Circuit
LED	Light Emitting Diode
LP	Low-Pass
μC	micro Controller
MM	Machine Model
SMBus	System Management Bus

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 16. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9501_4	20090210	Product data sheet	-	PCA9501_3
Modifications:	<ul> <li>The format of NXP Semicor</li> </ul>	this data sheet has been redes nductors.	signed to comply with the ne	w identity guidelines of
	<ul> <li>Legal texts ha</li> </ul>	ave been adapted to the new co	mpany name where approp	riate.
	address starts	eneral description", 5 <sup>th</sup> paragraps s with '1' and the fixed EEPROI s with '0' and the fixed EEPROI	M I <sup>2</sup> C address starts with '0',	," to "The fixed GPIO
	• Table 3 "Pin d	lescription":		
	<ul><li>pin "WC" o</li></ul>	corrected to "WC"		
	<ul> <li>added <u>Tab</u></li> </ul>	le note 1 and its reference at H	VQFN20 pin 8	
	<ul> <li>changed n</li> </ul>	aming convention for pins I/On	to "IOn"	
	<ul> <li>Section 7.1 "E</li> </ul>	Device addressing": added Rem	nark and bulleted list (4 items	s)
	• Figure 7 "I/O	Write mode (output)": changed	symbol "t <sub>pv</sub> " to "t <sub>v(Q)</sub> "	
	• Figure 8 "I/O I	Read mode (input)":		
	<ul> <li>changed s</li> </ul>	ymbol "t <sub>ph</sub> " to "t <sub>h(D)</sub> "		
	<ul> <li>changed s</li> </ul>	ymbol "t <sub>ps</sub> " to "t <sub>su(D)</sub> "		
	<ul> <li>changed s</li> </ul>	ymbol "t <sub>iv</sub> " to "t <sub>v(INT)</sub> "		
	<ul> <li>changed s</li> </ul>	ymbol "t <sub>ir</sub> " to "t <sub>rst(INT)</sub> "		
	<ul> <li>Section 7.3.2</li> </ul>	"Interrupt", 2nd paragraph: chai	nged symbol "t <sub>iv</sub> " to "t <sub>v(INT)</sub> "	
	• Figure 11 "Inte	errupt generated by a change of	of input to IO5":	
	<ul><li>changed s</li></ul>	ymbol "t <sub>iv</sub> " to "t <sub>v(INT)</sub> "		
	<ul> <li>changed s</li> </ul>	ymbol "t <sub>ir</sub> " to "t <sub>rst(INT)</sub> "		
	• Table 4 "Limiti	ing values".		
	<ul> <li>changed s</li> </ul>	ymbol "V <sub>CC</sub> " to "V <sub>DD</sub> "		
	<ul> <li>changed p</li> </ul>	arameter for I <sub>SS</sub> from "supply o	urrent" to "ground supply cu	rrent"
	<ul> <li>changed s</li> </ul>	ymbol "Po" to "P/out"		
	• Table 5 "Station	c characteristics":		
	<ul><li>sub-sectio</li></ul>	n "Input SCL; input/output SDA	": changed symbol "I <sub>L</sub> " to "I <sub>LI</sub>	" I
	<ul> <li>sub-sectio</li> </ul>	n "Address inputs A0 to A5; Wo	$\overline{\overline{\mathbb{C}}}$ input": changed symbol "I $_{L}$	" to "I <sub>LI</sub> "
	<ul> <li>added refe</li> </ul>	erence to Table note 1 at I <sub>OL</sub> in	sub-section "I/O expander po	ort"
	• Table 6 "Dyna	mic characteristics":		
		n "I <sup>2</sup> C-bus timing": changed syl <sub>P</sub> , pulse width of spikes that mu		
	<ul> <li>sub-sectio</li> </ul>	n "Port timing": changed symbo	ol "t <sub>pv</sub> " to "t <sub>v(Q)</sub> "	
		n "Port timing": changed symbo	1	
		n "Port timing": changed symbo	1 ( )	
		n "Interrupt timing": changed sy	1	
		n "Interrupt timing": changed sy	, ,	
		n "Power-up timing": changed s	,	
		n "Power-up timing": changed s	- 1 - 7 /	
		n "Write cycle limits": changed		

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

 Table 11.
 Revision history ...continued

Document ID	Release date	Data sheet status	Change notice	Supersedes
Modifications: (continued)		15 "Abbreviations" ring information		
PCA9501_3 (9397 750 14135)	20040930	Product data	-	PCA9501_2
PCA9501_2 (9397 750 12058)	20030912	Product data	853-2370 30128 of 2003 Jul 18	PCA9501_1
PCA9501_1 (9397 750 10327)	20020927	Product data	853-2370 28875 of 2002 Sep 09	-

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

### 17. Legal information

### 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 17.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### 18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**PCA9501 NXP Semiconductors** 

18

19

### 8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt, 2-kbit EEPROM

Contents..... 28

### 19. Contents

1	General description	
2	Features	
3	Applications	
4	Ordering information 2	
4.1	Ordering options	
5	Block diagram 3	
6	Pinning information	
6.1	Pinning	
6.2	Pin description 4	
7	Functional description 5	
7.1	Device addressing 5	
7.2	Control register 6	
7.3	I/O operations 6	
7.3.1	Quasi-bidirectional I/Os	
7.3.2 7.4	Interrupt	
7. <del>4</del> 7.4.1	Memory operations	
7.4.1.1	Byte write	
7.4.1.2	Page write9	
7.4.2	Read operations	
7.4.2.1	Current address read 9	
7.4.2.2	Random read	
7.4.2.3	Sequential read	
8	Characteristics of the I <sup>2</sup> C-bus	
8.1	Bit transfer	
8.1.1	START and STOP conditions	
8.2	System configuration	
8.3	Acknowledge	
9	Application design-in information	
10	Limiting values 14	
11	Static characteristics 15	
12	Dynamic characteristics 17	
13	Package outline 19	
14	Soldering of SMD packages 22	
14.1	Introduction to soldering	
14.2	Wave and reflow soldering	
14.3	Wave soldering	
14.4	Reflow soldering	
15		
	Abbreviations	
16	Revision history	
17	Revision history	
<b>17</b> 17.1	Revision history         25           Legal information         27           Data sheet status         27	
17	Revision history	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by



© NXP B.V. 2009. All rights reserved.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 February 2009 Document identifier: PCA9501\_4