

MMDS and MMEVS Changes for MC68HC908ASxxA, MC68HC908AZxxA, and MC68HC908AB32

By **Kazue Kikuchi and Clay Merritt**
Austin, Texas

Introduction and Background

The 0.5- μ MC68HC(9)08AB/AS/AZ devices^{1, 2} utilize a new EEPROM (electrically erasable programmable read-only memory) technology which differs slightly from older devices. The programming algorithm is backward compatible, but an accurate and specific timebase is now needed for proper program and erasure. Control of this timebase is shared between the tool, either the Motorola Modular Development System (MMDS) or the Motorola Modular Evaluation System (MMEVS), and the user's code. An abundant number of clocking options exists.

This document explains the device operation in an MMDS environment and gives examples on how to handle different circumstances.

1. Devices include: MC68HC908AB32, MC68HC908AS60A, MC68HC908AZ60A, MC68HC908AZ32A, MC68HC908AS32A, and MC68HC08AZ32A.

2. Unique memory configuration files are available for each MCU. These files are available at <http://www.motorola.com/mcu/>

Device Operation

When the user writes data to EEPROM locations using LOAD (load S19 file), MM (memory modify), and BF (block fill) commands, the MMDS programs the data in the internal EEPROM of the resident microcontroller on the emulation board.

However, before executing the commands to write data to EEPROM locations, the user must set up the EEPROM timebase properly.

CAUTION

If the user sets the wrong timebase divider and executes the LOAD, MM, or BF commands, the EEPROM will be incorrectly programmed and might get damaged.

For more details regarding the EEPROM constant timebase, refer to the EEPROM section in the relevant data book.

To set the EEPROM timebase, determine:

1. Which EEPROM reference clock source is selected? (CGMXCLK or system bus clock)

The EEPROM reference clock source is defined by the EEDIVCLK bit in configuration register 2 (CONFIG-2). The microcontroller selects CGMXCLK on reset. To calculate a correct EEPROM timebase divider value, the user has to know which clock is currently used as the EEPROM reference clock source. (Example situations of this are discussed later in this document.) For simplicity, Motorola recommends the user leave EEDIVCLK in its default state.

2. Is the EEPROM timebase divider initialized correctly?

To set the correct timebase divider, the user has two options: (Example situations of this are discussed later in this document.)

- a. Program the correct divider value to the EEDIVNVR (or relevant EExDIVNVR). The programmed divider value is loaded to EEDIV (or relevant EExDIV) after each reset.
- b. Write the correct divider value to the EEDIV (or relevant EExDIV). The EEDIV (or relevant EExDIV) is NOT a write-once register. The last written divider value is held until the next reset occurs.

NOTE

To program a divider value to the EEDIVNVR (or relevant EExDIVNVR) using the MM command, method “b” must be used.

The setting of the timebase might have to be changed during the user’s debugging process, depending on the selected EEPROM reference clock and the EEPROM divider value at a debugging point. Therefore, the user has to understand the current debug condition and change the setting of the timebase accordingly before executing the commands.

Environment Examples

As mentioned previously, many situations are possible during the debug process. The following situations are examples in which the user should change the EEPROM divider setting before writing data to EEPROM locations using LOAD, MM, or BF commands.

Situation A — When the EEPROM reference clock source is switched from the CGMXCLK to the system bus clock. A divider value has to be recalculated and a new value has to be written to the EEDIV (or relevant EExDIV).

Situation B — When a reset occurs, the microcontroller automatically loads the data from the EEDIVNVR (or relevant EExDIVNVR) to the EEDIV (or relevant EExDIV), and the CGMXCLK is selected as the EEPROM reference clock source. If the user had temporarily set the timebase divider in the EEDIV (or relevant EExDIV) for a certain reference clock speed, the divider value is changed to data in the EEDIVNVR (or relevant EExDIVNVR) after a reset. If the user also previously selected the system bus clock as the reference clock source, it has now been switched to CGMXCLK. Before executing the commands, make sure that the timebase divider value is set properly.


Situation C — When the system bus clock is selected as the EEPROM reference clock source and a system bus clock speed is changed by PLL. When the user selects the system bus clock source, a timebase divider value has to be calculated using the system bus clock speed. Whenever the bus clock speed is changed by the PLL, the divider value also has to be recalculated and written to the EEDIV (or relevant EExDIV).

Situation D — When execution of the user's code is stopped by the STOP command or at a break point. This example is a case where the bus speed is generated by the PLL in the user's code. When a microcontroller comes back from the user code to the monitor by a STOP command or at a breakpoint, the PLL bus speed is maintained until the next reset occurs or the PLL is turned off. If the system bus clock is selected as the reference clock source, make sure that the timebase divider value is set up correctly before executing the commands (LOAD, MM, BF).

NOTE

The MMDS does not automatically set up a correct divider value. Therefore, the user is responsible for setting it correctly.

Divider Setup Example Flowchart



Script File Example

If the user needs to set up the timebase divider quite often during his/her debug, using a script file is convenient. The following is a sample script file.

To understand the SCRIPT command, refer to the MMDS operations manual, Motorola document order number M68MMDS0508OM/D.

```

; In this example, the CGMXCLK is selected as the EEPROM reference
; source clock and the frequency is 4 MHz.
; Set an EEDIV (or relevant EE1DIV) value at EEDIVH and EEDIVL (or relevant EE1DIVH and EE1DIVL)
registers
mm FE1A 80
mm FE1B 8C
; Set an EE2DIV value at EE2DIVH and EE2DIVL registers (not required for devices with only one
EE array - refer to relevant databook)
mm FF70 80
mm FF7B 8C
  
```

Emulation Board Hardware Modifications

Two pins ($\overline{\text{IRQ}}$ and $\overline{\text{RESET}}$ on the M68HC08 Family of MCUs) have special three-state input functions to allow either special modes to be entered or for disabling the COP watchdog timer. The new 0.5- μ devices have slightly different input structures to detect a higher voltage input on the $\overline{\text{IRQ}}$ and $\overline{\text{RESET}}$ pins than the older devices. A component change on the board is necessary to ensure consistent operation on the MMDS08. Figure 1 shows the old and new circuits.




Figure 1. Emulation Board Configured for AZ/AS/AB (Original Design)




Figure 2. Emulation Board Configured for AZ/AS/AB (Modified Design)

Conclusion




Figure 3. M68EM08AZ60 Showing Approximate Location of R13–R16

Conclusion

Existing emulation modules can be modified for use with the new 0.5- μ M68HC08 and M68HC908 devices. This document has detailed the special EEPROM procedures and the hardware differences from the older devices.

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.