

MC3PHAC enable.asm Fault Modification

Problem

A customer has reported that in some instances when the fault input is asserted, the PWM outputs will be reactivated after the programmed restart timeout interval, even though the fault input is still asserted. This is a potentially serious condition that is in direct violation of the MC3PHAC spec, which indicates that the PWMs must remain off at all times while the fault input is asserted. The restart timeout interval should not be allowed to commence until the fault input is negated.

This change has been implemented on MC3PHAC devices with date codes of September 2005 and later. Please refer to product bulletin MC3PHACPB (on the MC3PHAC product page) from the Freescale Semiconductor website, <http://freescale.com>.

Code Analysis

The MC3PHAC code was inspected to determine whether a software explanation could be found for the aberrant behavior. A timing window bug was found in the enable.asm routine, and a scenario was identified that could reproduce the problem when noise exists on the fault input. The reporting customer claims there is no observable noise on their supplied fault signal, but stated that the incidence of occurrence of the problem was reduced significantly by filtering the fault input pin. The scenario is recreated in Figure 1.

1. This is a segment of code from enable.asm, which is a background routine, with interrupts enabled. Assume that the fault pin was recently high (asserted), but now is low, indicating that the timeout interval may commence, inevitably resulting in the PWMs being reasserted.

```

brset  FPIN1,FSR,Fault1
      ; IF FPIN1 = 0 (no external fault)
      *** INTERRUPT ***
sei    ; disable interrupts
brclr  chkfault,flag2,Fault1
      ; IF chkfault = 1 (there was a fault)

bclr   chkfault,flag2
      ; chkfault = 0 (start recovery time)
mov    #mTIMER_INIT,TBSC
      ; reset Timer B, enable interrupts...
      ; and start counting
      ; ENDIF
      ; ENDIF

Fault1:
cli    ; re-enable interrupts
    
```

2. Assume an interrupt occurs here (e.g., a PWM module interrupt, which occurs every 189 μs.)
3. During the time that the interrupt is being serviced, the fault input again goes high, and stays high. This generates a pending fault interrupt. When the fault ISR is executed, it sets the chkfault flag, indicating that a fault shutdown is in effect.
4. When execution is returned here, the routine shown will proceed to clear the chkfault flag (thinking that the fault input is low), which allows a timeout interval to commence, and eventually turn the PWMs back on.

Figure 1. Illustration of Timing Window Bug

Proposed Solution

```

sei          ; disable interrupts
brset  FPIN1,FSR,Fault2
          ; IF FPIN1 = 0 (no external fault)

brclr  chkfault,flag2,Fault1
          ; IF chkfault = 1 (there was a fault)

bclr   chkfault,flag2
          ; chkfault = 0 (start recovery time)
mov    #mTIMER_INIT,TBSC
          ; reset Timer B, enable interrupts...
          ; and start counting
bra    Fault1
          ; ENDIF

Fault2:   ; ELSE (Fault input is high)
        jsr  Disable ; Insure PWMs are disabled
          ; ENDIF

Fault1:
        cli          ; re-enable interrupts
    
```

1. Move the sei instruction to be BEFORE the conditional branch. With interrupts disabled, there should be no way that the chkfault flag can be cleared while the fault input signal is high.

2. Code is added to ensure that with each pass through this routine, if the fault input signal is high, the PWMs are disabled. This addition is insurance against the remote possibility that another unidentified timing window could be contributing to this effect.

Other Code Changes

The following changes were also made as part of the revision 1.1 upgrade:

- The header information associated with each file was modified to reflect the correct Freescale copyright declaration. The previous header information indicating that this code is “freeware” was removed.
- In the motor.s file, the revision text was changed from “ 1.0” to “ 1.1”.
- All changes associated with this revision were documented in the “readme.txt” file.

Software Testing

An MC3PHAC was programmed with revision 1.1 code and limited functional verification was performed. A motor was controlled using PC Master, and no problems were encountered. The fault pin was repeatedly asserted and negated and no problems were encountered.

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.