



**MOTOROLA**

Chip Errata  
**DSP56156 Digital Signal Processor**  
 Mask: F22A/E25S

**ERRATA**

Errata Description

1. The F22A / E25S silicon of the PROM DSP56156 is tested as shown in the table below.

**Applies to Mask**

D89T  
 F22A  
 E25S

**Table 1: D89T Marking and Testing Conditions**

Characteristic	Symbol	44 MHz		Unit
		Min	Max	
Supply Voltage	V <sub>CC</sub>	4.65	5.25	V
Junction Temperature	T <sub>J</sub>	—	115	°C

2. There are three speed grades of the E25S silicon of the DSP56156: 40 MHz, 50 MHz and 60 MHz. These three speed grades are tested as shown in the table below.

D13N  
 E69A  
 E25H  
 E25S

**Table 2: F22A/E25S Marking and Testing Conditions**

Characteristic	Symbol	40 MHz		50 MHz		60 MHz		Unit
		Min	Max	Min	Max	Min	Max	
Supply Voltage	V <sub>CC</sub>	4.75	5.25	4.75	5.25	4.75	5.25	V
Junction Temperature	T <sub>J</sub>	—	115	—	115	—	115	°C

The PLL is functional and tested at 60 MHz for the speed grades.

The codec is functional and tested with a 20 MHz external clock, 0 dB gain on the A/D input and D/A output, 128 decimation ratio. The A/D is tested with a 0.4 V<sub>rms</sub> signal at 1.5 KHz and the D/A with a digitally generated sine wave 50% full scale at 2 KHz. Under those conditions, the SNR and THD of the A/D and D/A are better than 60 dB.

**Errata Description**

**Applies to Mask**

- |  |  |        |        |       |   |       |          |   |     |  |
|--|--|--------|--------|-------|---|-------|----------|---|-----|--|
| <p>3. At higher voltages, the TFS bit in the SSI's status register will not be set under all conditions when it would normally be set. The actual voltage at where this failure occurs is process dependent, and can fail at voltages as low as 4.7 V and above, depending on the processing. This failure is independent of temperature and frequency.</p>  | <p>D13N<br/>D89T<br/>E69A<br/>E25H<br/>F22A<br/>E25S</p> |        |        |       |   |       |          |   |     |  |
| <p>4. The <math>\overline{BS}</math> signal is being deasserted before <math>\overline{TA}</math> is deasserted if the BCR is programmed for one or more wait states. In this case, the <math>\overline{BS}</math> signal ignores the <math>\overline{TA}</math> signal and is deasserted under control of the BCR even though <math>\overline{TA}</math> is still active and should cause <math>\overline{BS}</math> to remain active.</p> <p>This problem occurs at:</p> <table border="0" style="margin-left: 40px;"> <tr> <td><math>f_{OSC}</math></td> <td>=</td> <td>60 MHz</td> </tr> <tr> <td><math>T_J</math></td> <td>≥</td> <td>25 °C</td> </tr> <tr> <td><math>V_{CC}</math></td> <td>≤</td> <td>5 V</td> </tr> </table> | $f_{OSC}$  | =      | 60 MHz | $T_J$ | ≥ | 25 °C | $V_{CC}$ | ≤ | 5 V | <p>D13N<br/>D89T<br/>E69A<br/>E25H<br/>F22A<br/>E25S<br/>F44E<br/>E98S</p> |
| $f_{OSC}$  | =  | 60 MHz |        |       |   |       |          |   |     |  |
| $T_J$  | ≥  | 25 °C  |        |       |   |       |          |   |     |  |
| $V_{CC}$   | ≤  | 5 V    |        |       |   |       |          |   |     |  |

This problem has not been reported on parts rated at less than 60 MHz, although it has been seen at 50 MHz at 5 V and may be appear at other speeds.

The temporary solution is to use either the BCR register or the  $\overline{TA}$  signal to insert wait states but not both.

- |   |  |
|---|--|
| <p>5. The lock bit detection circuitry in the PLL fails to operate correctly in an overdamped system. A work around is to use a smaller capacitance value for the SXFC capacitor to GND. However reducing this capacitor value will increase PLL jitter. If jitter is found to be unacceptable then it is recommended to switch to a larger capacitance once the lock bit has been asserted. If this (hardware) fix cannot be done then the operating software for the device must be changed from a polling technique on the lock bit to simply waiting for 5mS for the PLL to lock before enabling the PLL to the core.</p> | <p>D13N<br/>D89T<br/>E69A<br/>E25H<br/>F22A<br/>E25S<br/>F44E<br/>E98S</p> |
|---|--|



# Freescale Semiconductor, Inc.

Chip Errata

DSP56156 Digital Signal Processor

Mask: F22A/E25S

---

## NOTES

1. An over-bar (i.e.  $\overline{\text{xxxx}}$ ) indicates an active-low signal.
2. The letters seen to the right of the errata tell which DSP56156 mask numbers apply.
3. Manuals and data sheets may also have errata that is documented on the appropriate errata sheet as discovered.

-end-