

Freescale Semiconductor, Inc.

Chip Errata DSP56156 Digital Signal Processor Mask: F22A/E25S

ERRATA

Erra	a Description	Applies <u>to Mask</u>
1. The	22A/E25S silicon of the PROM DSP56156 is tested as shown in the table below.	D89T
		F22A
		E25S
	Table 1: D89T Marking and Testing Conditions	

Characteristic	Cumbal	44 1	l la it	
Characteristic	Symbol	Min	Мах	Onit
Supply Voltage	V _{CC}	4.65	5.25	V
Junction Temperature	TJ		115	°C

2. There are three speed grades of the E25S silicon of the DSP56156: 40 MHz, 50 MHz and
60 MHz. These three speed grades are tested as shown in the table below.D13N
E69A

E25H E25S

Characteristic	Symbol	40 MHz		50 MHz		60 MHz		Unit
Characteristic		Min	Мах	Min	Мах	Min	Мах	Unit
Supply Voltage	V _{CC}	4.75	5.25	4.75	5.25	4.75	5.25	V
Junction Temperature	TJ		115	—	115	_	115	°C

Table 2: F22A/E25S Marking and Testing Conditions

The PLL is functional and tested at 60 MHz for the speed grades.

The codec is functional and tested with a 20 MHz external clock, 0 dB gain on the A/D input and D/A output, 128 decimation ratio. The A/D is tested with a 0.4 Vrms signal at 1.5 KHz and the D/A with a digitally generated sine wave 50% full scale at 2 KHz. Under those conditions, the SNR and THD of the A/D and D/A are better than 60 dB.



Chip Errata DSP56156 Digital Signal Processor Mask: F22A/E25S

	Errata Description				Applies <u>to Mask</u>
3.	At higher voltages, the TFS tions when it would norma cess dependent, and can fa processing. This failure is i	6 bit in t Illy be so il at vol ndepen	the S et. T ltag ider	SSI's status register will not be set under all condi- 'he actual voltage at where this failure occurs is pro- es as low as 4.7 V and above, depending on the ht of temperature and frequency.	D13N D89T E69A E25H F22A E25S
4.	The BS signal is being deas one or more wait states. In under control of the BCR e active. This problem occurs at:	sserted I this cas ven thc f _{OSC} T _J V _{CC}	befc e, th ough = ≥ ≤	TA is deasserted if the BCR is programmed for the \overline{BS} signal ignores the \overline{TA} signal and is deasserted to \overline{TA} is still active and should cause \overline{BS} to remain 60 MHz 25 °C 5 V	D13N D89T E69A E25H F22A E25S F44E E98S

This problem has not been reported on parts rated at less than 60 MHz, although it has been seen at 50 MHz at 5 V and may be appear at other speeds.

The temporary solution is to use either the BCR register or the \overline{TA} signal to insert wait states but not both.

The lock bit detection circuitry in the PLL fails to operate correctly in an overdamped sys-5. D13N tem. A work around is to use a smaller capacitance value for the SXFC capacitor to GND. D89T However reducing this capacitor value will increase PLL jitter. If jitter is found to be un-E69A acceptable then it is recommened to switch to a larger capacitance once the lock bit has E25H been asserted. If this (hardware) fix cannot be done then the operating software for the F22A device must be changed from a polling technique on the lock bit to simply waiting for E25S 5mS for the PLL to lock before enabling the PLL to the core. F44E E98S



Freescale Semiconductor, Inc.

Chip Errata DSP56156 Digital Signal Processor Mask: F22A/E25S

NOTES

- 1. An over-bar (i.e. \overline{xxxx}) indicates an active-low signal.
- 2. The letters seen to the right of the errata tell which DSP56156 mask numbers apply.
- 3. Manuals and data sheets may also have errata that is documented on the appropriate errata sheet as discovered.

-end-