



MOTOROLA

Chip Errata
DSP56156 Digital Signal Processor
 Mask: E98S/F44E/G68P

ERRATA

Errata Description	Applies to Mask																																	
<p>1. Description:</p> <p>There are three speed grades of the E98S/F44E/G68P silicon of the DSP56156: 40 MHz, 50 MHz, and 60 MHz. These three speed grades are tested as shown in the table below.</p> <p style="text-align: center;">Table 1 E98S/F44E/G68P Marking and Testing Conditions</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">Characteristic</th> <th rowspan="2">Symbol</th> <th colspan="2">40 MHz</th> <th colspan="2">50 MHz</th> <th colspan="2">60 MHz</th> <th rowspan="2">Unit</th> </tr> <tr> <th>Min</th> <th>Max</th> <th>Min</th> <th>Max</th> <th>Min</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>Supply Voltage</td> <td>V_{CC}</td> <td>4.75</td> <td>5.25</td> <td>4.75</td> <td>5.25</td> <td>4.75</td> <td>5.25</td> <td>V</td> </tr> <tr> <td>Junction Temperature</td> <td>T_J</td> <td>—</td> <td>115</td> <td>—</td> <td>115</td> <td>—</td> <td>115</td> <td>°C</td> </tr> </tbody> </table> <p>The PLL is functional and tested at 60 MHz for the speed grades.</p> <p>The codec is functional and tested with a 20 MHz external clock, 0 dB gain on the A/D input and D/A output, and 128 decimation ratio. The A/D is tested with a 0.4 V_{rms} signal at 1.5 KHz and the D/A with a digitally generated sine wave 50% full scale at 2 KHz. Under those conditions, the SNR and THD of the A/D and D/A are better than 65 dB.</p>	Characteristic	Symbol	40 MHz		50 MHz		60 MHz		Unit	Min	Max	Min	Max	Min	Max	Supply Voltage	V _{CC}	4.75	5.25	4.75	5.25	4.75	5.25	V	Junction Temperature	T _J	—	115	—	115	—	115	°C	<p>E98S F44E G68P</p>
Characteristic			Symbol	40 MHz		50 MHz		60 MHz		Unit																								
	Min	Max		Min	Max	Min	Max																											
Supply Voltage	V _{CC}	4.75	5.25	4.75	5.25	4.75	5.25	V																										
Junction Temperature	T _J	—	115	—	115	—	115	°C																										
<p>2. Description:</p> <p>The \overline{BS} signal is being deasserted before \overline{TA} is deasserted if the BCR is programmed for one or more wait states. In this case, the \overline{BS} signal ignores the \overline{TA} signal and is deasserted under control of the BCR even though \overline{TA} is still active and should cause \overline{BS} to remain active.</p> <p>This problem occurs at:</p> <p style="margin-left: 40px;"> $f_{OSC} = 60 \text{ MHz}$ $T_J \geq 25 \text{ }^\circ\text{C}$ $V_{CC} \geq 5 \text{ V}$ </p> <p>This problem has not been fully characterized. Although it has not been reported on parts rated at less than 60 MHz, it has been seen at 50 MHz at 5 V and may be appear at other speeds.</p> <p>Workaround: Insert wait states using either the BCR or the \overline{TA} signal, but not both.</p>	<p>E98S F44E G68P</p>																																	



Freescale Semiconductor, Inc.

Chip Errata

DSP56156 Digital Signal Processor

Mask: E98S/F44E/G68P

Freescale Semiconductor, Inc.

Errata Description	Applies to Mask								
<p>3. Description:</p> <p>The lock bit detection circuitry in the PLL fails to operate correctly in an overdamped system.</p> <p>Workaround: Use a smaller value capacitor for the SXFC capacitor connection to GND. However, reducing this capacitor value increases PLL jitter. If the resulting jitter level is unacceptable, then switch to a larger capacitor once the lock bit has been asserted. The table below lists the recommended SXFC capacitor values to utilize the lock bit detection circuitry.</p> <p style="text-align: center;">Table 2 SXFC Size</p> <table border="1" data-bbox="596 852 1021 1094"> <thead> <tr> <th>Mask</th> <th>Recommended Value</th> </tr> </thead> <tbody> <tr> <td>E98S</td> <td>680 pF</td> </tr> <tr> <td>F44E</td> <td>680 pF</td> </tr> <tr> <td>G68P</td> <td>390 pF</td> </tr> </tbody> </table> <p>If this second (hardware) fix is not possible within specific design constraints, then, instead of using the operating software to poll the lock bit, insert a simple 5 ms wait into the operating software to allow the PLL to lock before enabling the PLL to the core.</p>	Mask	Recommended Value	E98S	680 pF	F44E	680 pF	G68P	390 pF	<p>E98S F44E G68P</p>
Mask	Recommended Value								
E98S	680 pF								
F44E	680 pF								
G68P	390 pF								

NOTES

1. An over-bar (i.e., $\overline{\text{xxxx}}$) indicates an active-low signal.
2. The letters seen to the right of the errata tell which DSP56156 mask numbers apply.

-end-