Freescale Semiconductor, Inc.



Chip Errata DSP56362 Digital Signal Processor Mask: 0H76G

General remark: In order to prevent the use of instructions or sequences of instructions that do not operate correctly, we encourage you to use the "lint563" program to identify such cases and use alternative sequences of instructions. This program is available as part of the Motorola DSP Tools CLAS package.

Silicon Errata

Errata Number	Errata Description	Applies <u>to Mask</u>
ES42	Description (added 5/28/98): When a Direct Memory Access (DMA) channel is in Line mode (i.e., the DMA Transfer Mode is DTM = 010) with address modes defined by DMA Three Dimensional mode D3D = 0 and DMA = 10010x (i.e., the DMA Counter (DCO) is in mode A), and the DCO value is greater than \$FFF, then the DMA does not function properly. This address mode implies "no update" at the destination and "no update" or "post increment by 1" mode at the source.	0H76G
	Workaround: Use Block Transfer mode (i.e., DTM = 000). For the DCO and DMA Address Mode (DAM) settings described in this erratum, the Line Transfer mode of DMA is identical to its Block Transfer mode, so this combination is redundant. In fact, a block containing only one line is still a block.	



Errata Number	Errata Description	Applies to Mask
ES53	 Description (added 10/13/1997): Using the JTAG instruction code 1111 (\$F) or 1101 (\$D) for the BYPASS instruction may cause the chip to enter Debug mode (which then correctly sets the Status bits (OS[1:0]) in the OnCE Status and Control Register (OSCR[7:6]) and asserts the DE output to acknowledge the Debug mode status). Workaround: Use one of the following alternatives: a. If possible, do not use instruction code 1111 (\$F) or 1101 (\$D) for the BYPASS instruction. Use one of the other defined BYPASS instruction codes (i.e., any code from 1000–1100 (\$8–\$C) or 1110 (\$E)). b. If you must use instruction code 1111 (\$F) or 1101 (\$D), use the following procedure: — While the \$F or \$D instruction code is in the Instruction Register, ensure that the JTAG Test-Logic-Reset state while accessing any JTAG registers (i.e., Instruction Register, Boundary Scan Register, or ID Register). — Before using any other JTAG instruction, load one of the other BYPASS instruction codes (i.e., any code from 1000–1100 (\$8–\$C) or 1110 (\$E)) into the instruction register. Then, any other JTAG instruction may be used. 	0H76G



Errata Number	Errata Description	Applies <u>to Mask</u>
	Description (added 1/27/98):	0H76G
	When a DMA channel is configured using its DMA Control Register (DCR) in the following manner:	
ES54	 Line Transfer mode is selected (DTM[2:0] = 010) Non-Three-Dimensional Address mode is selected (D3D = 0) Destination Address Offset Register DOR1 or DOR3 is selected (DAM[5:3] = 001 or 011) No Source Address Offset is selected (DAM[2:0] = 100 or 101) 	
	The DMA transfer does not function as intended.	
	Workaround:	
	Select Destination Address Offset Register DOR0 or DOR2 by setting DAM[5:3] = 000 or 010.	



Errata Number	Errata Description	Applies <u>to Mask</u>
	Description (added 5/13/98):	0H76G
	When software disables a DMA channel (by clearing the DE bit of the DCR) , the DTD status bit of the channel may not be set if any of the following events occur:	
	a. Software disables the DMA channel just before a conditional trans- fer stall (Described by App B-3.5.1,UM).	
	b. Software disables the DMA channel at the end of the block transfer (that is after the counter is loaded with its initial value and transfer of the last word of the block is completed).	
	As a result, the Transfer Done interrupt might not be generated.	
	Workaround: Avoid using the instruction sequence causing the conditional transfer stall (See DSP56300 UM, App B-3.5.1 for description) in fast interrupt service routines. Every time the DMA channel needs to be disabled by software, the following sequence must be used :	
ES84	<pre>bclr #DIE,x:M_DCR ; not needed if DIE is cleared bclr #DE,x:M_DCR ; instead of two instructions above, one 'movep' instruction may be used ; to clear DIE and DE bits movep #DCR_Dummy_Value,x:M_DCR bclr #DE,x:M_DCR nop nop</pre>	
	Here, the DCR_Dummy_value is any value of the DCR register that complies with the following requirements:	
	 DE is set; DIE is set if Transfer Done interrupt request should be generated and cleared otherwise; DRS[4:0] bits must encode a reserved DMA request source (see the following list of reserved DRS values); 	
	List of reserved DRS[4:0] values (per device):	
	 DSP56302, DSP56309, DSP56303, DSP56304, DSP56362 — 10101-11111 DSP56305 — 11011 DSP56301 — 10011-11011 DSP56307 — 10111-11111 	



Errata Number	Errata Description	Applies to Mask
	Description (added 6/25/98)/Modified 4/19/99:	0H76G
	A deadlock occurs during DMA transfers if all the following conditions exist:	
	1. DMA transfers data between internal memory and external memory through port A.	
	2. DMA and the core access the same internal 0.25K memory module.	
	3. One of the following occurs:	
	a. The bus arbitration system is active, i.e., BG is changing, not tied to ground.	
ES90	b. Packing mode (bit 7 in the AAR[3 - 0] registers) is active for DMA transfers on Port A.	
1000	Workaround:	
	One of the following, but workarounds 2, and 3 are valid ONLY to section 3 a of the errata - i.e. not valid if packing mode is used, and workaround 4 is valid only to section 3 b of the errata - i.e., not valid if bus arbitration is active.	
	1. Use intermediate internal memory on which there is no contention with the core.	
	2. Tie \overline{BG} to ground, or have an external arbiter that asserts \overline{BG} even if BR is not asserted.	
	3. Set the BCR[BRH] bit, whenever BR must be active.	
	4. Avoid using packing mode.	



Errata Number	Errata Description	Applies <u>to Mask</u>
	Description (added 6/10/98, revised 7/1/98):	0H76G
	Some incoming data to be read from the HDI08 HORX data register might be lost. The problem occurs if the DSP fetches instructions from external memory via the memory expansion port ("Port A"), using 2 wait states or more, during core reads from the HORX. The problem does NOT occur with one wait state Port A accesses.	
	Workaround:	
	There are three possible workarounds:	
	1) The host CPU should gurantee that there is no more than one word in the TXH:TXM:TXL HORX data path at any time. This can be achieved if the host writes a word to TXH:TXM:TXL only if the TRDY flag is set (i.e. the data path is empty).	
ES91	2) Use a service routine running from fast (i.e. one wait state) external memory or internal memory to read the HORX register, and ensure that any following instructions that are fetched from slow (i.e. more than 1 wait state) external memory be located at least 4 instructions after reading the HORX register. For example:	
	READ_HORX_DATA NOP NOP NOP INSTRUCTION FROM SLOW MEMORY	
	NOTES:	
	a) Interrupt requests that fetch instructions from slow external memory should be masked during this service routine. Non maskable interrupt (NMI) request routines must not be in external memory.	
	b) If running from fast external memory and if a DMA channel accessing external memory is used, then the DMA may cause extra wait states to the core. Thus the DMA should be at lower priority than the core, so that the core can access the external memory with no more than 1 wait state.	
	3) Read the HORX register using one of the channels of the on-chip DMA controller.	



Errata Number	Errata Description	Applies <u>to Mask</u>
	Description (added 7/21/98):	0H76G
FC09	Due to a circuit race in the DMA block, enabling any DMA channel by software (by setting DE) for transferring a block of data (TM=011) might not work properly.	
E592	Workaround:	
	This mode of a channel trigger by software can be exactly emulated by enabling the DMA channel for block transfer triggered by a peripheral request (TM=000).	
	Description (added 8/15/98):	0H76G
ESOT	If more than a single DMA channel is enabled while the DSP stays in the WAIT processing state, and triggering one of the DMA channels causes an exit from the WAIT state (See A-6.115, UM), triggering another DMA channel might cause improper DMA operation.	
ES95	Workaround:	
	Assure that only a single DMA channel can be triggered during DSP WAIT state. If the application cannot guarantee this, other DMA channels should be disabled before the WAIT processing state is entered and then reenabled after WAIT state is exited.	
	Description (added 6/10/98):	0H76G
ES96	The I ² C Fast Mode is not correctly supported by the SHI I/O buffers.	
	Workaround:	
	None.	01170.0
	Description (added 6/10/98):	0H76G
	When the ESAI transmitters (or receivers) are operating in the AC97 mode and the respective frame sync polarity control bit is set (TFSP = 1 or RFSP=1), the data from the second slot onwards will be wrong.	
ES97	Workaround:	
	Since operating in the AC97 mode with TFSP or RFSP set is not required by the AC97 specification, make sure that the correct frame sync polarity is observed inthe external circuits in order to operate with TFSP or RFSP cleared.	



Errata Number	Errata Description	Applies <u>to Mask</u>
	Description (added 6/10/98):	0H76G
	Programming the ESAI to use an internal frame sync for the receiver section causes the FSR signal to become an output. If however the corresponding pin is programmed to act as GPIO, then the GPIO control registers PCRC and PRRC affect the operation of the receiver section as follows:	
ES98	- If the FSR pin is defined as GPIO output, the ESAI receiver section is not affected and the pin may be used as GPIO output.	
	- If the FSR pin is defined as GPIO input or disconnected, the ESAI receiver section will not be able to operate correctly since the frame sync will not be provided internally.	
	Workaround:	
	When selecting internal frame sync for the receiver section, make sure that the FSR pin is defined as ESAI pin or GPIO output.	
	Description (added 6/10/98):	0H76G
FS00	The SDO2/SDO3, SDO3/SDI2, SDO4/SDI1 or SDO5/SDI0 pins of the ESAI operate internally as input signals (instead of being disconnected) while their corresponding enable control bits in the receiver and transmitter control registers are cleared. Increased power consumption occurs if no external device is driving the pins.	
F233	Workaround:	
	If the respective pin is defined as a receiver input, there is no need for a workaround. If the pin will be eventually defined as a transmitter output, then a pull-up or pull-down resistor should be added in order to hold the pin in a known logic state while the transmitter output is not operating.	



Errata Number	Errata Description	Applies <u>to Mask</u>
	Description (added 11/20/98):	0H76G
	An improper operation may occur when a DMA channel uses the following transfer modes:	
	• DTM(2:0) = 100	
	• DTM(2:0) = 101	
	where the DE bit is not automatically cleared at the end of block and the DMA channel is disabled by software (DE bit is cleared) while it is triggered for a new transfer.	
ES104	Workaround:	
	The DMA channel should be disabled only when it cannot be triggered by a new transfer. Use one of the following alternatives:	
	1. The system configuration must guarantee that no DMA trigger can occur while the DE bit is cleared.	
	2. The following sequence disables the DMA channel:	
	a/ Wait until the DTD bit is clearedb/ Clear the DE bitc/ Wait until the DTD bit is set	



Errata		Applies	
Number	Errata Description	<u>to Mask</u>	
	Description (added 11/25/98):		
	If the core clears the HCIE bit on the HCR register while an interrupt is iss the vector is read by the interrupt controller, then when the interrupt is s HCP is not cleared, since the clear equation is conditioned by HCIE=1.	sued and serviced,	
	Workaround :		
	There are two possible workarounds:		
	1) If only host commands are used as possible interrupt source to the control HTIE and HRIE are both 0), then instead of bit-set and bit-clear to the HE bit-set and bit-clear instructions on the IPRP register for the HIE bit.	ore (i.e. ICIE, do	
	2) If option "1" cannot be used, first turn off host interrupt requests (all the possible sources) by clearing the bits in the IPRP register that are used to enable/disable HDI08/HI08 interrupt requests (HPL on the DSP56307 and differs from chip to chip. Consult the user's manual for your DSP563xx chip to find the correct bit IPRP bit names.) Then issue 6 NOP instructions, clear the HCIE bit on the HCR, issue another 6 NOP instructions and finally re-enable the IPRP interrrupt request enable/disable bit as follows:		
ES105	5 ;; Clear the relevant bits on IPRP register acording to t ;; current host interrupt priority settings		
	BCLR #M_HPL0,x:M_IPRP BCLR #M_HPL1,x:M_IPRP ;; Issue 6 NOP instructions NOP NOP NOP NOP ;; Clear the HCIE bit on HCR register to turn off host c BCLR #M_HCIE,x:M_HCR ;; Issue 6 NOP instructions NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP	commands	
	BSET #M_HPL0,x:M_IPRP BSET #M_HPL1,x:M_IPRP		



Errata Number	Errata Description	Applies <u>to Mask</u>
	Description (added 12/12/98):	0H76G
ES108	The Timer's TIOx pin does not function properly in WatchDog mode while the $\overrightarrow{\text{RESET}}$ pin is asserted. The TIOx pin is tri-stated immediately after $\overrightarrow{\text{RESET}}$ assertion; it should be driven for 2.5 internal clock cycles according to the specification (section 9.4.4.1 and 9.4.4.2 of the <i>User's</i> <i>Manual</i>).	
	Workaround:	
	Provide external logic in order to extend the TIOx pin assertion.	
	Description (added 4/19/99, revised 4/30/99):	0H76G
ES114	A DMA channel may operate improperly when the address mode of this channel is defined as three-dimensional $(D3D=1)$ and $DAM[5:0] = 1xx 1 10$ or $DAM[5:0] = 01xx 10$ (i.e., triple counter mode is E).	
	Workaround:	
	Use the triple counter modes C(DAM[1:0]=00) or D(DAM[1:0]=01) instead of the E(DAM[1:0]=10) mode.	



Errata	Frrata Description	Applies to Mask
INUITIDEI	$\frac{1}{10000000000000000000000000000000000$	0H76C
	When a DMA channel (called channel A) is disabled by software clearing the channel's DCR[DE] bit, the DTD bit may not get set, and the DMA end of the block interrupt may not happen if one of the following occurs:	01170G
	1. There is another channel (channel B) executing EXTERNAL accesses, and the DE bit of channel A is being cleared by software at the end of the channel B word transfer - if channel B is in Word transfer mode, or at the end of the channel B line transfer - if channel B is in Line Transfer mode, or at the end of the channel B block transfer - if channel B is in Block transfer mode.	
ES115	2. This channel (A) is executing EXTERNAL accesses, and the DE bit of this channel (A) is being cleared by software at the end of the channel B word transfer - if channel B is in Word transfer mode, or at the end of the channel B line transfer - if channel B is in Line transfer mode.	
	Workaround:	
	Avoid executing a DMA external access when any DMA channel should be disabled. This can be done as follows. Every time the DMA channel needs to be disabled by software, the following sequence must be used:	
	<pre>;; initialize an unused DMA channel "C" movep #DSR_swflag, x:M_DSRC ;; here DSR_swflag is an ;; unused X, Y or P memory ;; location, should ;; be initialized to ;; \$800000 ;; M_DSRC - address of the ;; channel C DSR register.</pre>	



Errata Number	Errata Description	Applies <u>to Mask</u>
	<pre>movep #DDR_swflag, x:M_DDRC ;; DDR_swflag is an u ;; X, Y or P memory ;; location, should I ;; initialized to \$0 ;; M_DDRC - ;; address of the chas ;; DDR register .</pre>	unused 0H76G be 00000 nnel C
	<pre>movep #TR_LENGTH, x:M_DCOC ;; see below the defin ;; of the TR_LENGTH v ;; M_DCOC - address ;; of the channel C N</pre>	nition value, DCO
ES115 cont.	<pre>register .movep #1f0240, x:M_DCRC ;; M_DCRB - address o ;; channel C DCR reg: ;; Set transfer mode ;; block transfer, ;; triggered by ;; software highest ;; priority, continuo ;; mode on no-update ;; source and destina ;; address mode X men ;; location for source ;; and destination (o ;; chosen by ;; user accordingly f</pre>	of the ister. - ous ation mory ce can be to



Errata Number	Errata Description	Applies <u>to Mask</u>
	;; disable DMA channel "A"	0H76G
	ori #3, mr ;; mask all interrupts bset #23, x:M_DCRC ;; enable DMA channel C bclr #23,x:DDR_swflag,* ;; wait until DMA channel C ;; begin transfer	
	bclr #23, x:M_DCRA ;; disable DMA channel A nop	
ES115 cont.	jclr #M_DTDA, x:M_DSTR,* ;; polling DTD bit of the DMA	
	;; channel A,	
	external DMA transfer—from the length of the read DMA cycle and from the length of the write DMA cycle. The length of the external read/write DMA cycle can be defined as the length of the PORTA external access. The length of the internal read/write DMA cycle can be defined in the errata case as 2 DSP clock cycles. The TR_LENGTH can be found as sum of the lengths of the DMA read and DMA write cycles.	
	Description (added 6/10/98):	0H76G
ES118	The DAX section of the user's manual states that for correct operation, the DSP clock should be 5 times higher than the bit shift clock (64Fs). The problem is that for correct operation of the DAX in this chip mask, the DSP clock must be higher than 16 times the bit shift clock.	
	Workaround:	
	None.	
	Description (added 11/17/99):	0H76G
ES125	When the instruction cache is enabled (the CE bit in the Status Register (bit 19) is set), the internal program RAM in the address range from \$400 to \$7FF may be overwritten.	
	Workaround:	
	If the instruction cache must be used, then the internal program RAM in the address range from \$400 to \$7FF should not be used at all.	



Errata Number	Errata Description	Applies to Mask
	Description (added 12/10/99):	0H76G
	The following ESAI control bits are not operational:	
	1. PADC (bit 17) in the TCR register.	
	2. TPR (bit 19) in the TCR register.	
ES127	3. RPR (bit 19) in the RCR register.	
	These bits are reserved and they read as zero. These bits become operational only in later silicon revisions of the DSP56362.	
	Workaround:	
	None.	
	Description (added 4/12/2000)	0H76G
ES128	When the ESAI is operating in the asynchronous mode (SYN=0) and both SCKR and SCKT bit clock signals are defined as inputs from an external clock source (TCKD=0 in the TCCR register and RCKD=0 in the RCCR register), the internal clock dividers will be disabled. The result is that the HCKT and HCKR signals will not operate as ouputs even if so defined in the control register. If the ESAI is operating in the synchronous mode (SYN=1), then the HCKT signal will be disabled when SCKT is defined as an input.	
	Workaround:	
	To enable the operation of HCKT and HCKR signals as outputs, at least one of the SCKR or SCKT signals must be defined as output.	



Errata Number	Errata Description	Applies <u>to Mask</u>
	Description (added 4/12/2000)	0H76G
ES129	When the ESAI is operating in the asynchronous mode (SYN=0) and both SCKR and SCKT bit clock signals are defined as inputs from an external clock source (TCKD=0 in the TCCR register and RCKD=0 in the RCCR register), the internal clock dividers will be disabled. The result is that the HCKT and HCKR signals will not operate as ouputs even if so defined in the control register. If the ESAI is operating in the synchronous mode (SYN=1), then the HCKT signal will be disabled when SCKT is defined as an input.	
	Workaround:	
	To enable the operation of HCKT and HCKR signals as outputs, at least one of the SCKR or SCKT signals must be defined as output.	
	Description (added 7/5/2000):	0H76G
	If the DMA writes to HTX, the HTDE status flag is not set immediately after the data is transferred to the RXH:RXM:RXL registers. HTDE will be set only when one of the following conditions occurs:	
	1) The external host accesses one of the HDI08 registers.	
ES130	2) The 56300 core accesses one of the on-chip peripherals.	
	3) The DMA reads HRX.	
	No data is lost.	
	Workaround: There is none. This bug introduces more lattency in the assertion of the next DMA transfer request.	



Documentation Errata

		Applies
	Errata Description	<u>to Mask</u>
	Description (revised 11/9/98):	0H76G
	XY memory data move does not work properly under one of the following two situations:	
	1. The X-memory move destination is internal I/O and the Y- memory move source is a register used as destination in the previous adjacent move from non Y-memory	
	2. The Y-memory move destination is a register used as source in the next adjacent move to non Y-memory.	
	Here are examples of the two cases (where x:(r1) is a peripheral):	
	Example 1:	
ED1	<pre>move #\$12,y0 move x0,x:(r7) y0,y:(r3) (while x:(r7) is a peripheral).</pre>	
	Example 2:	
	<pre>mac x1,y0,a x1,x:(r1)+ y:(r6)+,y0 move y0,y1</pre>	
	Any of the following alternatives can be used:	
	a. Separate these two consecutive moves by any other instruction.	
	b. Split XY Data Move to two moves.	
	Pertains to: DSP56300 Family Manual, Section B-5 "Peripheral pipeline restrictions.	
	Description (added 5/7/1996):	0H76G
ED3	A one-word conditional branch instruction at LA-1 is not allowed.	
	Pertains to: DSP56300 Family Manual, Appendix B, Section B.4.1.3	



	Errata Description	Applies <u>to Mask</u>
	Description (added 10/13/1997):	0H76G
	The following instructions should not start at address LA:	
ED4	MOVE to/from Program space {MOVEM, MOVEP (only the P space options)}	
	This is a documentation update to the Appendix B, DSP56300 Family Manual.	
	Description (added 1/27/98):	0H76G
ED7	When activity passes from one DMA channel to another and the DMA interface accesses external memory (which requires one or more wait states), the DACT and DCH status bits in the DMA Status Register (DSTR) may indicate improper activity status for DMA Channel 0 (DACT = 1 and DCH[2:0] = 000).	
	Workaround:	
	None.	
	Description (added 7/21/98):	0H76G
ED15	The DRAM Control Register (DCR) should not be changed while refresh is enabled. If refresh is enabled only a write operation that disables refresh is allowed.	
EDIS	Workaround:	
	First disable refresh by clearing the BREN bit, than change other bits in the DCR register, and finally enable refresh by setting the BREN bit.	
	Description (added 9/28/98):	0H76G
ED17	In all DSP563xx technical datasheets, a note is to be added under "AC Electrical Characteristics" that although the minimum value for "Frequency of Extal" is 0MHz, the device AC test conditions are 15MHz and rated speed.	
	Workaround:	
	N/A	



		Applies
	Errata Description	to Mask
	Description (added 11/24/98):	0H76G
	In the Technical Datasheet Voh-TTL should be listed at 2.4 Volts, not as:	
ED20	TTL = Vcc-0.4	
	Workaround:	
	This is a documentation update.	
	Description (added 11/24/98):	0H76G
ED24	The technical datasheet supplies a maximum value for internal supply current in Normal, Wait, and Stop modes. These values will be removed because we will specify only a "Typical" current.	
	Workaround:	
	This is a documentation update.	
	Description (added 1/6/99):	0H76G
	The specification DMA Chapter is wrong.	
ED26	"Due to the DSP56300 Core pipeline, after DE bit in DCRx is set, the corresponding DTDx bit in DSTR will be cleared only after two instruction cycles."	
	Should be replaced with:	
	"Due to the DSP56300 Core pipeline, after DE bit in DCRx is set, the corresponding DTDx bit in DSTR will be cleared only after three instruction cycles."	



		-
		Applies
	Errata Description	<u>to Mask</u>
	Description (added 1/7/1997; identified as Documentation Errata	0H76G
	2/1/99):	
	When two consecutive LAs have a conditional branch instruction at LA-1 of the internal loop, the part does not operate properly. For example, the following sequence may generate incorrect results:	
	DO #5, LABEL1	
	NOP	
	DO #4, LABEL2	
	NOP	
	MOVE (R0) +	
	BSCC _DEST ; conditional branch at LA-1 of	
	internal loop	
ED28	NOP ; internal LA	
LDRO	LABEL2	
	NOP ; external LA	
	LABEL1	
	NOP	
	NOP	
	_DEST NOP	
	NOP	
	RTS	
	Workaround: Put an additional NOP between LABEL2 and LABEL1.	
	Pertains to: DSP56300 Family Manual, Appendix B, Section B-4.1.3, "At LA-1."	



	Errata Description	Applies <u>to Mask</u>
	Description (added $11/9/98$; identified as a Documentation errata $2/1/99$):	0H76G
	When returning from a long interrupt (by RTI instruction), and the first instruction after the RTI is a move to a DALU register (A, B, X, Y), the move may not be correct, if the 16-bit arithmetic mode bit (bit 17 of SR) is changed due to the restoring of SR after RTI.	
ED32	Workaround:	
	Replace the RTI with the following sequence:	
	movec ssl,sr nop rti	
	Pertains to: DSP56300 Family Manual. Add a new section to Appendix B that is entitled "Sixteen-Bit Compatibility Mode Restrictions."	



	Errata Description	Applies to Mask
	Description (added $12/16/98$; identified as a Documentation errata $2/1/99$):	0H76G
	When Stack Extension mode is enabled, a use of the instructions BRKcc or ENDDO inside do loops might cause an improper operation.	
	If the loop is non nested and has no nested loop inside it, the erratais relevant only if LA or LC values are being used outside the loop.	
	Workaround:	
	If Stack Extension is used, emulate the BRKcc or ENDDO as in the following examples. We split between two cases, finite loops and do forever loops.	
	1) Finite DO loops (i.e. not DO FOREVER loops)	
	BRKcc	
	Original code:	
ED92		
ED35	do #N,labell	
	do #M,label2	
	BRKcc	
	label2	
	label1	
	Will be replaced by:	
	do #N, label1	
	 do #M label2	
	Jcc fix_brk_routine	
1	••••	I



		Applies
	Errata Description	<u>to Mask</u>
	nop_before_label2	0H76G
	nop ; This instruction must be NOP.	
	label2	
	label1	
	fix_brk_routine	
	move #1,1C imp_nop_before_label2	
	Original code:	
	do #M,label1	
ED33 cont.	do #N.label2	
	ENDDO	
	label2	
	labell	
	Will be replaced by:	
	win be replaced by.	
	do #M, label1	
	do #N, label2	
	JMP IIX_enado_routine	



		Applies
	Frrata Description	to Mask
	nop_after_jmp	0H76G
	NOP ; This instruction must be NOP.	
	••••	
	label?	
	Tabel2	
	label1	
	fix enddo routine	
	move #1,1c	
	move #nop_after_jmp,la	
	jmp nop_after_jmp	
	2) DO FOREVER loops	
ED33 cont	=============	
	BRKcc	
	original code:	
	do #M,labell	
	do forever,label2	
	BRKac	
	Billio	
	label2	
	label1	



Applies to Mask Errata Description Will be replaced by: 0H76G do #M,label1 do forever, label2 JScc fix brk forever routine ; <--note: JScc and not Jcc nop_before_label2 ; This instruction must be NOP. nop label2 ED33 cont. label1 fix_brk_forever_routine move ssh,x:<..> ; <..> is some reserved not used address (for temporary data) move #nop_before_label2,ssh bclr #16,ssl ; move #1,1c rti ; <---- note: "rti" and not "rts" ! ENDDO ____ Original code: do #M,label1



Applies to Mask **Errata Description** 0H76G do forever, label2 ENDDO label2 label1 Will be replaced by: do #M,label1 do forever, label2 fix enddo routine ; <--- note: JSR ED33 cont. JSR and not JMP nop_after_jmp NOP ; This instruction should be NOP label2 label1 fix_enddo_routine nop move #1,1c bclr #16,ssl move #nop_after_jmp,la rti ; <--- note: "rti" and not "rts" Pertains to: DSP56300 Family Manual, Section B-4.2, "General Do Restrictions."



	Errata Description	Applies <u>to Mask</u>
	Description (added $1/5/99$; identified as a Documentation errata $2/1/99$):	0H76G
	When stack extansion is enabled, the read result from stack may be improper if two previous executed instructions cause sequential read and write operations with SSH. Two cases are possible:	
	Case 1:	
	For the first executed instruction: move from SSH or bit manipulation on SSH (i.e. jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).	
	For the second executed instruction: move to SSH or bit manipulation on SSH (i.e. jsr, bsr, jscc, bscc).	
	For the third executed instruction: an SSL or SSH read from the stack result may be improper - move from SSH or SSL or bit manipulation on SSH or SSL (i.e., bset, bclr, bchg, jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).	
ED34	Workaround:	
	Add two NOP instructions before the third executed instruction.	
	Case 2:	
	For the first executed instruction: bit manipulation on SSH (i.e. bset, bclr, bchg).	
	For the second executed instruction: an SSL or SSH read from the stack result may be improper - move from SSH or SSL or bit manipulation on SSH or SSL (i.e., bset, bclr, bchg, jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).	
	Workaround:	
	Add two NOP instructions before the second executed instruction.	
	Pertains to: DSP56300 Family Manual, Appendix B, add a new section called "Stack Extension Enable Restrictions." Cover all cases. Also, in Section 6.3.11.15, add a cross reference to this new section.	



	Errata Description	Applies <u>to Mask</u>
ED38	Errata DescriptionDescription (added 7/14/99):If Port A is used for external accesses, the BAT bits in the AAR3-0registers must be initialized to the SRAM access type (i.e. BAT = 01)or to the DRAM access type (i.e. BAT = 10). To ensure properoperation of Port A, this initialization must occur even for an AARregister that is not used during any Port A access. Note that at reset,the BAT bits are initialized to 00.Pertains to: DSP56300 Family Manual, Port A Chapter (Chapter 9in Revision 2)description of the BAT11 -01 bits in the AAR3 - AAR0	to Mask 0H76G
	registers. Also pertains to the core chapter in device-specific user's manuals that include a description of the AAR3 - AAR0 registers with bit definitions (usually Chapter 4).	



r		A 1.
	Errata Description	Applies <u>to Mask</u>
	Description (added 11/11/99):	0H76G
	When an instruction with all the following conditions follows a repeat instruction, then the last move will be corrupted.:	
	1. The repeated instruction is from external memory.	
	2. The repeated instruction is a DALU instruction that includes 2 DAL registers, one as a source, and one as destination (e.g. tfr, add).	
	3. The repeated instruction has a double move in parallel to the DALU instruction: one move's source is the destination of the DALU instruction (causing a DALU interlock); the other move's destination is the source of the DALU instruction.	
	Example:	
	rep #number	
	tfr x0,a x(r0)+,x0 a,y0 ; This instruction is from external memory > This is condition 3 second part. > This is condition 3, first part - DALU interlock	
ED40	In this example, the second iteration before the last, the " $x(r0)+,x0$ " doesn't happen. On the first iteration before the last, the X0 register is fixed with the " $x(r0)+,x0$ ", but the "tfr x0,a" gets the wrong value from the previous iteration's X0. Thus, at the last iteration the A register is fixed with "tfr x0,a", but the "a,y0" transfers the wrong value from the previous iteration's A register to Y0.	
	Workaround:	
	1. Use the DO instruction instead; mask any necessary interrupts before the DO.	
	2. Run the REP instructions from internal memory.	
	3. Don't make DALU interlocks in the repeated instruction. After the repeat make the move. In the example above, all the "move a,y0" are redundant so it can be done in the next instruction:	
	rep #number tfr x0,a x(r0)+,x0 move a,y0	
	If no interrupts before the move is a must, mask the interrupts before the REP. Pertains to: <i>DSP56300 Family Manual,</i> Rev. 2, Section A.3, "Instruction Sequence Restrictions."	



	Errata Description	Applies <u>to Mask</u>
ED42	Description (added on 3/22/2000)	0H76G
	The DMA End-of-Block-Transfer interrupt cannot be used if DMA is operating in the mode in which DE is not cleared at the end of the block transfer (DTM = $100 \text{ or } 101$).	
	Pertains to:	
	<i>DSP56300 Family Manual</i> , Rev. 2, Section 10.4.1.2, "End-of-Block- Transfer Interrupt." Also, Section 10.5.3.5, "DMA Control Registers (DCR[5–0]," discussion of bits 21 – 19 (DTM bits).	

Motorola and A are registered trademarks of Motorola, Inc. OnCE is a trademark of Motorola, Inc.

NOTES

- 1. An over-bar (i.e., \overline{xxxx}) indicates an active-low signal.
- 2. The letters in the right column tell which DSP56362 mask numbers apply.
- 3. The Motorola DSP website has additional documentation updates that can be accessed at the following URL:

http://www.motorola-dsp.com/

-end-