

### Chip Errata

## 56853 16-bit Digital Signal Controller

This document reports errata information on chip revision B2. Errata numbers are in the form n.m, where n is the number of the errata item and m identifies the document revision number. This document is a pre-publication draft.

**Note:** [Differences between Chip Revisions are listed on page 5](#) and errata information for chip revisions prior to revision B2 have been archived and can be requested from Freescale Sales.

### Chip Revision B2 Errata Information:

The following errata items apply only to Revision B2 56853 devices. These parts are either marked with date codes of 0317 or greater (bottom line of marking).

Errata Number	Description	Impact and Work Around
1.7	Software breakpoint in uninterruptable code can cause debugger to execute instructions in wrong order.  <i>In Rev 7.0, clarified errata impact and work around.</i>	Impact: If a sequence of code includes a conditional branch (i.e. Bcc) followed by two single word instructions and a breakpoint is set on the first single word instruction, the incorrect code execution will occur when the conditional branch is not taken.  Work Around: CodeWarrior has implemented a work around that inserts a NOP after all conditional branches. The breakpoint will be located in the second single word instruction after the NOP, so execution will be correct. This workaround can be enabled or disabled by the user. Disabling the workaround will generate smaller code.
2.0	JTAG Core TAP incorrectly handles bypass instructions using xA instruction code. Also, the combined instruction for Debug requests and TLM select malfunctions.	Impact: Same as description.  Work Around: Use separate Debug requests and TLM select instructions. Use other available codes for bypass.
3.3	External interrupts, $\overline{IRQA}$ and $\overline{IRQB}$ are unreliable when edge sensitive. This can result in execution of incorrect interrupt.	Impact: Same as description.  Work Around: Configure external interrupts for level sensitive operation.
4.5	When Core clock is not continuous, debug mode will fail to shift instructions into the Core.	Impact: Same as description.  Work Around: Disable DMA prior to using debug mode to shift instructions into core.

## Chip Revision B2 Errata Information:

The following errata items apply only to Revision B2 56853 devices. These parts are either marked with date codes of 0317 or greater (bottom line of marking).

Errata Number	Description	Impact and Work Around
5.7	DMA circular queue operation does not work properly.	<p>Impact: Data in the destination buffer may be repeated. For example, if a { 1, 2, 3, 4 } are received, then the destination buffer may contain { 1, 2, 3, 3, 4 }.</p> <p>Work Around: Do not use the circular queue operation. Instead, use the DMA non-circular operation (default) or use the fast and/or normal interrupts.</p>
6.6	The EOnCE OPDBR register will not work properly if there is more than one JTAG serially connected device used in a scan chain configurations.	<p>Impact: This register is used for executing instructions shifted in by the host through the JTAG when the device is in debug mode. The intended instruction will not be executed under this condition. Note: This does not affect boundary-scan operation, which will still work properly no matter what position the device is placed in the boundary-scan chain.</p> <p>Work Around: 1. Each device must be on a separate scan chain for debugging purposes. 2. If there is only one 56800E device on a scan chain, then the EOnCE OPDRB register will work properly as long as the 56800E device is the first device on the scan chain.</p>

### ESSI Errata Items

7.4	<p>Under some conditions when using the FIFO, ESSI misses an increment of the FIFO read index and erroneously retransmits the prior word.</p> <p><i>In Rev 4.0, clarified errata impact and work around.</i></p>	<p>Impact:</p> <ul style="list-style-type: none"> <li>The ESSI may fail to transmit or may transmit the next available word twice in the transmit FIFO if the following conditions are true simultaneously: <ul style="list-style-type: none"> <li>ESSI FIFO is enabled.</li> <li>Transmit FIFO is written two within 2 ipb_clks before or after the “start point of a word transmit time slot”</li> <li>Just prior to this 4 ipb_clk window, the TFCNT was less than or equal to 1.</li> </ul> </li> <li>For Normal mode operation with external frame sync, TE should not be cleared until after the first data bit of the last word has been transmitted; otherwise, transmission of the last data word may not be guaranteed.</li> </ul> <p>Work Around: The failure is avoided by preventing the TFCNT from falling below 2. To do this, set the watermark (for the number of words left in TX fifo when ISR triggers) to 2 or more. The higher the watermark is set, the longer the TFE ISR has to add new data to the FIFO before TFCNT falls below 2.</p> <p>Error will always be avoided provided the TFE ISR completes execution before (watermark -1) time slot durations have elapsed. A time slot duration is the duration of SCK times bits per word. SCK duration is determined by baud rate controls and bits per word is determined by the WL control. Under some conditions, the safe interval for TFE ISR completion is substantially increased. Please see <a href="http://www.freescale.com/">http://www.freescale.com/</a> for an FAQ which addresses error recovery options, transmission of filler words when real data isn't available, and more detail on the safe interval for TFE ISR completion.</p>
-----	--	---

## Chip Revision B2 Errata Information:

The following errata items apply only to Revision B2 56853 devices. These parts are either marked with date codes of 0317 or greater (bottom line of marking).

Errata Number	Description	Impact and Work Around
8.4	<p>Under some conditions, ESSI can increment the FIFO read index too often after an underrun, resulting in corruption of the FIFO data.</p> <p><i>In Rev 4.0, clarified errata impact and work around.</i></p>	<p>Impact: Same as description.</p> <p>Work Around: Use work around detailed in Errata Item 7.4.</p>
9.3	<p>The ESSI specification does not guarantee that a final word loaded into the transmit shift register will be sent.</p>	<p>Impact: The ESSI specification states, "The normal transmit disable sequence is to clear the TE bit and the TIE bit after the TDE bit is set." In normal mode with external frame sync and regardless of clock source (external or internal), this procedure does not guarantee that a final word loaded into the transmit shift register will be sent.</p> <p>Work Around: The following procedure may be used to insure the complete transmission of a final word conveyed to the transmit shift register:</p> <ol style="list-style-type: none"> <li>Poll for TDE</li> <li>Wait for TFS</li> <li>Use timer or other method to permit at least one ESSI bit interval to pass</li> <li>Set TE and TIE 0</li> </ol>
10.8	<p>ESSI Receive Last Slot (RLS) and Transmit Last Slot (TLS) can be missed when the ESSI is configured for network mode and as a slave.</p>	<p>Impact: Same as description.</p> <p>Work Around: Since the number of time slots are known by the application, the software can count the samples as they are received and/or transmitted. The ESSI FIFO or DMA could also be used to buffer an entire frame and then generate an interrupt when the desired number of samples have been received and/or transmitted.</p> <p>Another work around is to connect the Frame Sync signal to a timer input. The timer module can be configured to request an interrupt at the rising edge of its input signal (which is FS), so the interrupt works as a "transmit/receive first slot" indicator (not last). The FS signal must of course be regular, i.e. not "early".</p>

## Chip Revision B2 Errata Information:

The following errata items apply only to Revision B2 56853 devices. These parts are either marked with date codes of 0317 or greater (bottom line of marking).

Errata Number	Description	Impact and Work Around
<b>Timer Errata Items</b>		
11.7	With a Quad Timer counter, when using a single compare register to generate timing intervals and clocking the timer at a rate other than at the IPbus_clock rate the timer may count incorrectly when the compare register is changed.	<p>Impact: When the compare register matches the counter register and is updated before the next timer clock the counter increments/decrements instead of reloading.</p> <p>Work Around: 1. Use both compare registers, such that the compare register that is not active is updated for use in the next count period. 2. Instead of updating the compare register, architect the software so the LOAD register can be updated, with the compare register held constant.</p> <p>FAQ 25527 provides an in-depth discussion of this issue and can be found on the Freescale website, <a href="http://www.freescale.com">www.freescale.com</a>.</p>
12.8	With the Quad Timer, when using Count Mode (CM) 0b110 “edge of secondary source triggers primary count till compare” and the Output Mode (OM) is 0b111 “enable gated clock output while counter is active”, the OFLAG will incorrectly output clock pulses prior to the secondary input edge if the primary count source is <u>not</u> an IPBus clock/N.	<p>Impact: Typically this will arise when an application is trying to output a finite number of 50% duty cycle clock pulses triggered by the output of another timer. Timer 1 creates an infinite pulse train which is fed into the primary input of Timer 2. Timer 2's secondary input is the triggering signal. Timer 2's job is to wait until the trigger and then count out the correct number of clock pulses.</p> <p>Work Around: The workaround is to rearrange functionality. Timer 1 uses an IPBus/N to generate a pulse train at 2x the desired clock rate. It uses CM = 0b110 and OM = 0b111 correctly. Then Timer 2's job is to simply convert the 2x pulse stream into a clock pulse stream at 1x frequency and 50% duty cycle. It does this by CM = 0b001 (count rising edges of primary input) and OM = 0b011 (toggle OFLAG on successful compare) with a compare value of zero.</p>
<b>GPIO Errata Item</b>		
13.7	GPIO interrupts on the SAME port will not be detected if the edge of an input interrupt signal occurs in the same clock cycle that the IESR is written.	<p>Impact: Hardware designs that have asynchronous interruptable inputs on the same GPIO port cannot rely on the device to generate the interrupt.</p> <p>Work Around(s): 1. Use different ports for these two interrupts. 2. After writing to the IESR, read the RAW_DATA register to determine if any other inputs have occurred at this exact instant.</p>

## Differences between Chip Revisions

<b>Chip Rev. A</b> <i>Date Code = <math>\geq 0141 &lt; 0215</math></i>	<b>Chip Rev. A1</b> <i>Date Code = <math>\geq 0215 &lt; 0235</math></i>	<b>Chip Rev. B</b> <i>Date Code = <math>\geq 0235 &lt; 0302</math></i>	<b>Chip Rev. B1</b> <i>Date Code = <math>&gt; 0302 &lt; 0316</math></i>	<b>Chip Rev. B2</b> <i>Date Code = <math>\geq 0317</math></i>
Control register field VAB does not always correctly indicate which ISR is executing.	<i>This entry was the result of a misinterpretation; it was never an errata.</i>			
Edge sensitive interrupt pulse width must be longer than clock hold off to be seen.	Same as A	<b>Corrected</b>		
Software breakpoint in uninterruptable code can cause debugger to execute instructions in wrong order. <i>See errata item 1 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
Core TAP incorrectly handles bypass instructions using xA instruction code. <i>See errata item 2 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
X1 read in the next system cycle after X1 write, returns invalid data if either write, read or both are long and addresses differ only in bit A0.	Same as A	<b>Corrected</b>		
Contention in XRAM in reset state wastes power.	Same as A	<b>Corrected</b>		
False trigger on clock inputs in the Slave mode.	Same as A	<b>Corrected</b>		
SCI Boot mode does not operate properly.	<b>Corrected</b>			
Improper Power-On Reset (POR).	Same as A	<b>Corrected</b>		
Does not meet all ESD test specifications.	Same as A	<b>Corrected</b>		
Power loss when output TDO is tristated.	Same as A	<b>Corrected</b>		
Invalid transfer in early framesync mode when frames separated by two unused cycles	Same as A	<b>Corrected</b>		
Can not generate exception/error interrupts in DMA mode	Same as A	<b>Corrected</b>		
When configured as master with inverted clock output and non-inverted frame sync, some fed slave devices which sample FS with an inverted clock can observe FS as a clock early, resulting in incorrect transfers.	Same as A	<b>Corrected</b>		
SPTE flag does not set dependably in slave mode.	Same as A	<b>Corrected</b>		
SPI Boot mode does not work with all specified devices.	<b>Corrected</b>			
SPI receiver shift register residual after overflow, resulting in duplicate transmission.	Same as A	<b>Corrected</b>		
Intermittent duplicate transmission in slave mode when CPHA=0.	Same as A	<b>Corrected</b>		
The DMA bit in ISR does not reflect correct status.	Same as A	<b>Corrected</b>		
The HDMA status field in the HSR register does not correctly indicate whether the HI is appropriately configured for Host side DMA operation.	Same as A	<b>Corrected</b>		

## Differences between Chip Revisions

<b>Chip Rev. A</b> <i>Date Code = <math>\geq 0141 &lt; 0215</math></i>	<b>Chip Rev. A1</b> <i>Date Code = <math>\geq 0215 &lt; 0235</math></i>	<b>Chip Rev. B</b> <i>Date Code = <math>\geq 0235 &lt; 0302</math></i>	<b>Chip Rev. B1</b> <i>Date Code = <math>&gt; 0302 &lt; 0316</math></i>	<b>Chip Rev. B2</b> <i>Date Code = <math>\geq 0317</math></i>
Intermittently, the RXDF bit is not cleared in ISR after read and intermittent data corruption occurs on the HD0 - HD7 bus.	<b>Corrected</b>			
When processor enters the Stop mode status, bits in HSR and ISR are not properly updated.	Same as A	<b>Corrected</b>		
When programmed for stop mode operation, COP can hang and fail to operate if stop mode is entered while it is setting or resetting the counter.	Same as A	<b>Corrected</b>		
Transmitter underrun can occur without TUE flag asserting.	Same as A	<b>Corrected</b>		
Last slot interrupts fire repeatedly while in the last slot.	Same as A	<b>Corrected</b>		
ESSI loses first word in Network Transmit mode if first time slot is invalid.	Same as A	<b>Corrected</b>		
Transmitter side DMA request signal is not qualified with the SPI enable signal, so the SPI can be disabled but still issue the transmitter DMA requests.	Same as A	<b>Corrected</b>		
The $\overline{\text{HREQ}}/\overline{\text{HTRQ}}$ output should operate as an open drain output only.	Same as A	<b>Corrected</b>		
External interrupts, $\overline{\text{IRQA}}$ and $\overline{\text{IRQB}}$ are unreliable when edge sensitive. This can result in execution of incorrect interrupt. <i>See errata item 3 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
Low speed differential clock used for the OSC module's time of day prescaler and for deep stop mode detection is unreliable.	Same as A	Same as A1	<b>Corrected</b>	
When Core clock is not continuous, debug mode will fail to shift instructions into the Core. <i>See errata item 4 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
DMA circular queue operation does not work properly. <i>See errata item 5 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
PLL sensitivity at low temperature/low supply voltage.	Same as A	Same as A1	Same as B	<b>Corrected</b>
The EOnCE OPDBR register will not work properly if there is more than one JTAG serially connected device used in a scan chain configurations. <i>See errata item 6 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
In DMA mode, when the high address byte is written or read, a narrow glitch could appear on the $\overline{\text{HREQ}}$ output when the $\overline{\text{HACK}}$ input transitions from low to high.	Same as A	<b>Corrected</b>		
Only one of the two channels can be dedicated to DMA at one time.	Same as A	<b>Corrected</b>		
Under some conditions when using the FIFO, ESSI misses an increment of the FIFO read index and erroneously retransmits the prior word. <i>See errata item 7 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1

## Differences between Chip Revisions

<b>Chip Rev. A</b> <i>Date Code = <math>\geq 0141 &lt; 0215</math></i>	<b>Chip Rev. A1</b> <i>Date Code = <math>\geq 0215 &lt; 0235</math></i>	<b>Chip Rev. B</b> <i>Date Code = <math>\geq 0235 &lt; 0302</math></i>	<b>Chip Rev. B1</b> <i>Date Code = <math>&gt; 0302 &lt; 0316</math></i>	<b>Chip Rev. B2</b> <i>Date Code = <math>\geq 0317</math></i>
TUE can assert without an actual transmitter underrun having occurred.	Same as A	Same as A1	<b>Corrected</b>	
Under some conditions, ESSI can increment the FIFO read index too often after an underrun, resulting in corruption of the FIFO data. <i>See errata item 8 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
An internal clock, known as the op clock, can glitch, causing the serial output flags to malfunction.	Same as A	Same as A1	<b>Corrected</b>	
The ESSI specification does not guarantee that a final word loaded into the transmit shift register will be sent. <i>See errata item 9 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
ESSI Receive Last Slot (RLS) and Transmit Last Slot (TLS) can be missed when the ESSI is configured for network mode and as a slave. <i>See errata item 10 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
If a word is partially received when RE is deasserted, reception of that word will complete and the word will be added to the FIFO.	Same as A	Same as A1	<b>Corrected</b>	
Underrun error can occur without TUE set.	Same as A	Same as A1	<b>Corrected</b>	
Failure occurs if a duplicate read is done on the ESSI FIFO, resulting in loss of receiver data.	Same as A	Same as A1	<b>Corrected</b>	
Intermittent loss of lock by digital lock detector.	Same as A	<b>Corrected</b>		
Scan muxes on POR reset outputs can block the reset unless TRST asserts to reset scan mode before the POR disasserts.	Same as A	<b>Corrected</b>		
POR can trigger falsely at combinations of very high $V_{DDA}$ and very cold temperatures.	Same as A	Same as A1	<b>Corrected</b>	
With a Quad Timer counter, when using a single compare register to generate timing intervals and clocking the timer at a rate other than at the IPbus_clock rate the timer may count incorrectly when the compare register is changed. <i>See errata item 11 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
With the Quad Timer, when using Count Mode (CM) 0b110 and the Output Mode (OM) is 0b111, the OFLAG will incorrectly output clock pulses prior to the secondary input edge if the primary count source is <u>not</u> an IPBus clock/N. <i>See errata item 12 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1
GPIO interrupts on the SAME port will not be detected if the edge of an input interrupt signal occurs in the same clock cycle that the IESR is written. <i>See errata item 13 for clarification.</i>	Same as A	Same as A1	Same as B	Same as B1



## **How to Reach Us:**

### **Home Page:**

www.freescale.com

### **E-mail:**

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc. 2005. All rights reserved.

DSP56853E  
Rev. 8  
08/2005