

## 56F827

### Chip Errata

## DSP56F827 Digital Signal Controller

This document reports errata information on chip revision B. Errata numbers are in the form n.m, where n is the number of the errata item and m identifies the document revision number. This document is a pre-publication draft.

**Note:** Differences between Chip Revisions are listed on page 4 and errata information for chip revisions prior to revision B have been archived and can be requested from Motorola Sales.

### Chip Revision B Errata Information:

The following errata items apply only to Revision B 56F827 devices. These devices are marked as DSP56F827 or as PC56F827 with date codes of 0222 or later.

Errata Number	Description	Impact and Work Around
1.0	Writes to internal XRAM during the first cycle out of reset does not work properly.	Impact: Does not write to the XRAM during the first cycle out of reset.  Work Around: To insert a NOP at the program entry point or move any other type of instruction onto the first location.
2.0	N register is not available in the cycle immediately after it is changed.	Impact: In the case of an index+ offset move into the N register, N is not available in the cycle immediately following the change in value. Example: move x:( r2+ 3), N lea (R2) +N  Work Around: A no-operation (NOP) or some other instruction that does not use the N register will need to be inserted between the two statements. As an aid the assembler will be modified to flag this as a problem.
3.0	While in operation if TOD is disabled and the value written onto the TOD alarm registers happens to match with the value on the counters, a TOD alarm interrupt is raised.	Impact: Generates an interrupt even if TOD is not enabled.  Work Around: When disabling TOD, also disable the TOD alarm bit. When using TOD, configure the alarm registers, wait for the first one second interrupt after enabling the TOD and then enable the alarm interrupt.

## Chip Revision B Errata Information:

The following errata items apply only to Revision B 56F827 devices. These devices are marked as DSP56F827 or as PC56F827 with date codes of 0222 or later.

Errata Number	Description	Impact and Work Around
4.3	A one second first alarm value causes an alarm interrupt after two seconds instead of one.	<p>Impact: A one second first alarm value will cause an alarm interrupt after two seconds instead of one. The second occurrence of this alarm will trigger correctly. For example, if the initial day/hr/min/sec counters are set to zero and the alarm registers set to 1 second. Alarms will happen at 00:00:02, 00:01:01, 00:02:01, etc.</p> <p>Work Around: The SDK adds one second to the initial seconds counter time to cause the first alarm to occur after one second instead of two.</p>
<b>SSI Errata Items</b>		
5.4	Under some conditions when using the FIFO, SSI misses an increment of the FIFO read index and erroneously retransmits the prior word.	<p>Impact: Same as description.</p> <p>Work Around: The following procedure permits FIFO utilization and avoids the problem: a) Set watermark for 2 or more words left in TX FIFO when ISR triggers b) Before writing to FIFO, verify <math>TFCNT \geq 2</math> c) If <math>TFCNT \geq 2</math>, then write word to FIFO d) Repeat steps b and c to refill the FIFO e) If <math>TFCNT</math> was not <math>\geq 2</math>, then don't make writes and instead disable the TFE ISR in the interrupt controller; wait for TUE to occur, let the TUR ISR handle the situation by reloading the FIFO, and re-enable the TFE ISR before exiting the TUE ISR.</p>
6.4	Under some conditions, SSI can increment the FIFO read index too often after an underrun, resulting in corruption of the FIFO data.	<p>Impact: Same as description.</p> <p>Work Around: Use work around detailed in Errata Item 5.4.</p>
7.4	If a word is partially received when RE is deasserted, reception of that word will complete and the word will be added to the FIFO.	<p>Impact: Same as description.</p> <p>Work Around: Before asserting RE, software can check for and discard a residual word left in the FIFO arising from an in-process transmission when RE was last deasserted.</p>

## Chip Revision B Errata Information:

The following errata items apply only to Revision B 56F827 devices. These devices are marked as DSP56F827 or as PC56F827 with date codes of 0222 or later.

Errata Number	Description	Impact and Work Around
<b>Timer Errata Items</b>		
8.4	Unable to count on both edges when IP_CLK is primary count source.	<p>Impact: The problem only occurs When IPbus clock divide by one is used as primary clock source. The timer is not able to count on both edges, it counts only on rising edge.</p> <p>Work Around: None.</p>
9.6	With a Quad Timer counter, when using a single compare register to generate timing intervals and clocking the timer at a rate other than at the IPbus_clock rate the timer may count incorrectly when the compare register is changed.	<p>Impact: When the compare register matches the counter register and is updated before the next timer clock the counter increments/decrements instead of reloading.</p> <p>Work Around: 1. Use both compare registers, such that the compare register that is not active is updated for use in the next count period. 2. Instead of updating the compare register, architect the software so the LOAD register can be updated, with the compare register held constant.</p> <p>A more in depth FAQ can be found on the Freescale website. <a href="http://www.freescale.com">freescale.com</a></p>
10.5	The interrupt controller uses COPR bit in SIM_RSTSTS register to determine whether to use COP reset vector in the vector table.	<p>Impact: The user must clear this bit at startup after a COP reset, or any subsequent resets will use the COP reset vector.</p> <p>Work Around: Clear the COP Reset bit in the SIM STATUS register.</p>

## Differences between Chip Revisions

<b>Chip Rev. A</b> <i>Date Code = <math>\geq 0112 &lt; 0222</math></i>	<b>Chip Rev. B</b> <i>Date Code = <math>\geq 0222</math></i>
Device will meet ten years of data retention after 5,000 program-erase cycles over the full specified temperature range.	<b>Corrected</b>
GPIO interrupts may be missed when clearing other interrupts.	<b>Corrected</b>
Writes to internal XRAM during the first cycle out of reset does not work properly. <i>See errata item 1 for clarification.</i>	Same as A
N register is not available in the cycle immediately after it is changed <i>See errata item 2 for clarification.</i>	Same as A
While in operation if TOD is disabled and the value written onto the TOD alarm registers happens to match with the value on the counters, a TOD alarm interrupt is raised. <i>See errata item 3 for clarification.</i>	Same as A
PLL Stabilization Time	<b>Corrected</b>
Does not meet all ESD test specifications	<b>Corrected</b>
A one second first alarm value causes an alarm interrupt after two seconds instead of one. <i>See errata item 4 for additional information.</i>	Same as A
Slave Mode SPI data is corrupted on the MISO output	<b>Corrected</b>
Slave Mode SPI TE (transmitter empty) flag set too early.	<b>Corrected</b>
Slave Mode SPI transmit shift register data corruption.	<b>Corrected</b>
SSI SYN_RST can clear RX_FIFO even when RE is cleared.	<b>Corrected</b>
The SSI frame sync setup and hold requirements limit input timing when in slave mode.	<b>Corrected</b>
The SSI RFS and TFS flags are not synchronized with the system clock.	<b>Corrected</b>
When Tx FIFO is refilled with 8 words, the 8th written word is transmitted in the immediate time slot instead of first written word.	<b>Corrected</b>
SSI re-transmits previous data, even though new data is available in FIFO (with TUE set).	<b>Corrected</b>
A pipeline dependency problem occurs on the secondary data RAM bus when dual parallel reads to XRAM in adjacent instruction cycles, and the read addresses straddle a 1K address boundary.	<b>Corrected</b>
Under some conditions when using the FIFO, SSI misses an increment of the FIFO read index and erroneously retransmits the prior word. <i>See errata item 5 for clarification.</i>	Same as A
Under some conditions, SSI can increment the FIFO read index too often after an underrun, resulting in corruption of the FIFO data. <i>See errata item 6 for clarification.</i>	Same as A
Contrary to spec, if a word is partially received when RE is deasserted, reception of that word will complete and the word will be added to the FIFO. <i>See errata item 7 for clarification.</i>	Same as A



## Differences between Chip Revisions

<b>Chip Rev. A</b> <i>Date Code = <math>\geq 0112 &lt; 0222</math></i>	<b>Chip Rev. B</b> <i>Date Code = <math>\geq 0222</math></i>
Unable to count on both edges when IP_CLK is primary count source. <i>See errata item 8 for additional information.</i>	Same as A
With a Quad Timer counter, when using a single compare register to generate timing intervals and clocking the timer at a rate other than at the IPbus_clock rate the timer may count incorrectly when the compare register is changed. <i>See errata item 9 for additional information.</i>	Same as A
The interrupt controller uses COPR bit in SIM_RSTSTS register to determine whether to use COP reset vector in the vector table. <i>See errata item 10 for additional information.</i>	Same as A







## **How to Reach Us:**

### **Home Page:**

www.freescale.com

### **E-mail:**

support@freescale.com

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc. 2005. All rights reserved.

DSP56F827E  
Rev. 8.0  
12/2005