

## Freescale Semiconductor, Inc.



# Chip Errata **DSP96002 Digital Signal Processor**Mask: D42G

#### **ERRATA**

Applies to Mask

## **Errata Description**

1. Sign extension instruction, EXTB, does not work correctly when bit 7 in the register is one.

The workaround is to execute the following instruction sequence:

MOVE #\$FF,d0.1
AND d0,d1 d1.1,d2.1
ORC d0,d2 d1.1,d0.1
LSL #\$19,d0.1
JCC < ENDEXT
MOVE d2.1,d1.1

#### ENDEXT

Assume d1.l contains input and output values whereas d0.l and d2.l contain temporary data.

2. I-Cache Problem: D42G

When the DSP96002 is in the Cache Enable Mode (CE = 1), the bus arbitration protocol does not function correctly on the port where the missed fetches are performed. The arbitration protocol does function correctly on the other port.





## Freescale Semiconductor, Inc.

Chip Errata **DSP96002 Digital Signal Processor**Mask: D42G

### **NOTES**

- 1. An over-bar (i.e.  $\overline{xxx}$ ) indicates an active-low signal.
- 2. The letters seen to the right of the errata tell which DSP96002 mask numbers apply.

-end-