Abstract

This errata sheet describes both the known functional problems and any deviations from the electrical specifications known at the release date of this document.

Each deviation is assigned a number and its history is tracked in a table.
Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
</table>
| 2.1 | 20220111   | • Revised IBAT.1 errata workaround with further details in Section 3.3 “IBAT.1: Typical lots have about 5% parts with higher than normal IBAT current when only $V_{BAT}$ power is provided ($V_{DD\text{REG}}$ is grounded)”.
| 2   | 20140603   | • Updated ETHERNET.1 work-around                                            |
| 1.3 | 20131126   | • Added IBAT.1                                                              |
| 1.2 | 20130214   | • Added I2C.1                                                                |
| 1.1 | 20121207   | • Added ETHERNET.1                                                          |
| 1   | 20120924   | • Initial version                                                           

Contact information

For more information, please visit: [http://www.nxp.com](http://www.nxp.com)

For sales office addresses, please send an email to: salesaddresses@nxp.com
1. Product identification

The LPC407x/8x devices typically have the following top-side marking:

LPC40xxXXX
xxxxxxx
xxYYWWRx

The last digit in the last line (field ‘R’) will identify the device revision. Note: pre-production parts are marked differently and this system does not apply. This Errata Sheet covers the following revisions of the LPC407x/8x:

Field ‘YY’ states the year the device was manufactured. Field ‘WW’ states the week the device was manufactured during that year.

2. Errata overview

Table 1. Device revision table

<table>
<thead>
<tr>
<th>Revision identifier (R)</th>
<th>Revision description</th>
</tr>
</thead>
<tbody>
<tr>
<td>‘-’</td>
<td>Initial device revision</td>
</tr>
</tbody>
</table>

Field ‘YY’ states the year the device was manufactured. Field ‘WW’ states the week the device was manufactured during that year.

Table 2. Functional problems table

<table>
<thead>
<tr>
<th>Functional problems</th>
<th>Short description</th>
<th>Revision identifier</th>
<th>Detailed description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ETHERNET.1</td>
<td>In Ethernet MII mode, the transmit data TXD3:0 and transmit enable TX_EN incorrectly reference RX_CLK in data transmission.</td>
<td>‘-’</td>
<td>Section 3.1</td>
</tr>
<tr>
<td>I2C.1</td>
<td>In slave-transmitter mode, the device in monitor mode must write a dummy value of 0xFF into the DAT register.</td>
<td>‘-’</td>
<td>Section 3.2</td>
</tr>
<tr>
<td>IBAT.1</td>
<td>Typical lots have about 5% parts with higher than normal IBAT current when only VBAT power is provided (VDDBAT is grounded).</td>
<td>‘-’</td>
<td>Section 3.3</td>
</tr>
</tbody>
</table>

Table 3. AC/DC deviations table

<table>
<thead>
<tr>
<th>AC/DC deviations</th>
<th>Short description</th>
<th>Revision identifier</th>
<th>Detailed description</th>
</tr>
</thead>
<tbody>
<tr>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

Table 4. Errata notes

<table>
<thead>
<tr>
<th>Note</th>
<th>Short description</th>
<th>Revision identifier</th>
<th>Detailed description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Note.1</td>
<td>During power-up, an unexpected glitch (low pulse) could occur on the port pins as the VDD supply ramps up.</td>
<td>‘-’</td>
<td>Section 5.1</td>
</tr>
</tbody>
</table>
3. Functional problems detail

3.1 ETHERNET.1

Introduction:
The Ethernet block contains a full featured 10 Mbps or 100 Mbps Ethernet MAC (Media Access Controller) designed to provide optimized performance through the use of DMA hardware acceleration. The Ethernet block interfaces between an off-chip Ethernet PHY using the MII (Media Independent Interface) or RMII (reduced MII) protocol and the on-chip MIIM (Media Independent Interface Management) serial bus.

Problem:
In MII mode, the transmit data TXD3:0 and transmit enable TX_EN should reference the TX_CLK from the Ethernet PHY. However, due to a configuration error in the chip, the transmit data TXD3:0 and transmit enable TX_EN reference RX_CLK in data transmission. The consequence of this error is that a small percentage of packets cannot be received by the PHY.

Work-around:
None.

Note: There is no issue in RMII mode operation.
3.2 I2C.1

Introduction:
The I2C monitor mode allows the I2C module to monitor traffic on the I2C-bus without actually participating in traffic or interfering with the I2C-bus.

Problem:
In slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register. If this is not done, the received data from the slave device will be corrupted. To allow the monitor mode to have sufficient time to process the data on the I2C-bus, the device may need to have the ability to stretch the I2C clock. Under this condition, the I2C monitor mode is not 100% non-intrusive.

Work-around:
When setting the device in monitor mode, enable the ENA_SCL bit in the MMCTRL register to allow clock stretching.

Software code example to enable the ENA_SCL bit:

```c
LPC_I2C_MMCTRL |= (1<<1);  //Enable ENA_SCL bit
```

In the I2C ISR routine, for the status code related to slave-transmitter mode, write the value of 0xFF into the DAT register to prevent data corruption. In order to avoid stretching the SCL clock, the data byte can be saved in a buffer and processed in the Main loop. This ensures the SI flag is cleared as fast as possible.

Software code example for slave-transmitter mode:

```c
case 0xA8:  // Own SLA + R has been received, ACK returned  
            case 0xB0:  // data byte in DAT transmitted, ACK received  
            case 0xB8:  // (last) data byte transmitted, NACK received  
            case 0xC0:  // last data byte in DAT transmitted, ACK received  
                        DataByte = LPC_I2C->DATA_BUFFER;    //Save data. Data can be processed in Main loop  
                        LPC_I2C->DAT = 0xFF;  // Pretend to shift out 0xFF  
                        LPC_I2C->CONCLR = 0x08;  // clear flag SI  
                        break;
```
3.3 IBAT.1: Typical lots have about 5% parts with higher than normal IBAT current when only VBAT power is provided (VDDREG is grounded)

Introduction:
Two independent power domains (VDDREG domain and VBAT domain) are provided that allow the bulk of the device to have power removed while maintaining operation of the Real Time Clock (RTC). The VBAT pin supplies power only to the RTC domain and is active when VBAT is greater than VDDREG. The RTC requires a minimum of power to operate, which can be supplied by an external battery (VBAT). Whenever the device core power (VDDREG) is greater than VBAT, VDDREG is used to operate the RTC. When VDDREG is grounded, the IBAT is typically around 1 μA.

Problem:
Typical lots have about 5% parts with IBAT current as high as about 10 μA when only VBAT is applied (VDDREG is grounded). This is due to a leakage current path in a level shifter in the power domain.

Work-around:
The problematic leakage path is disabled when the part is entered into Deep power-down mode prior to VDDREG powering off. The application should put the device into Deep power-down mode and disable the BOD reset (bit 4, PCON register) before the VDDREG power is grounded. The BOD ISR could potentially be used for this purpose.
4. AC/DC deviations detail

n/a

5. Errata notes

5.1 Note.1
The General Purpose I/O (GPIO) pins have configurable pull-up/pull-down resistors where the pins are pulled up to the $V_{DD}$ level by default. During power-up, an unexpected glitch (low pulse) could occur on the port pins as the $V_{DD}$ supply ramps up.
## 6. Contents

| 1 | Product identification | 3 | IBAT.1: Typical lots have about 5% parts with higher than normal IBAT current when only VBAT power is provided (VDD\textsubscript{REG} is grounded) | 6 |
| 2 | Errata overview | 3 |  |
| 3 | Functional problems detail | 4 |  |
| 3.1 | ETHERNET.1 | 4 |  |
| 3.2 | I2C.1 | 5 |  |
| 4 | AC/DC deviations detail | 7 |  |
| 5 | Errata notes | 7 |  |
| 5.1 | Note.1 | 7 |  |
| 6 | Contents | 8 |  |
Limited warranty and liability — Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Table continues on the next page...