

# ES\_P89LPC970

Errata sheet P89LPC970

Rev. 2 — 5 October 2010

Errata sheet

## Document information

Info	Content
<b>Keywords</b>	P89LPC970 errata
<b>Abstract</b>	<p>This errata sheet describes both the known functional problems and any deviations from the electrical specifications known at the release date of this document.</p> <p>Each deviation is assigned a number and its history is tracked in a table at the end of the document.</p>



**Revision history**

Rev	Date	Description
2	20101005	<ul style="list-style-type: none"><li>Added COMPARATOR.1</li></ul>
1	20100701	<ul style="list-style-type: none"><li>Initial version</li></ul>

**Contact information**

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 1. Product identification

The P89LPC970 devices typically have the following top-side marking:

```
P89LPC970 x x
xxxxxxx xx
xxYYWW R
```

The last letter in the last line (field 'R') will identify the device revision. This Errata Sheet covers the following revisions of the P89LPC970:

**Table 1. Device revision table**

Revision identifier (R)	Revision description
'.'	Initial device revision
'A'	Second device revision

Field 'YY' states the year the device was manufactured. Field 'WW' states the week the device was manufactured during that year.

## 2. Errata overview

**Table 2. Functional problems table**

Functional problems	Short description	Revision identifier	Detailed description
I/O.1	I/O glitch at the beginning of POR	'.', 'A'	<a href="#">Section 3.1 on page 4</a>
WD.1	Possible watchdog reset failure	'.', 'A'	<a href="#">Section 3.2 on page 4</a>
COMPARATOR.1	Possible CMPREF config error	'.', 'A'	<a href="#">Section 3.3 on page 5</a>

**Table 3. AC/DC deviations table**

AC/DC deviations	Short description	Revision identifier	Detailed description
n/a	n/a	n/a	n/a

**Table 4. Errata notes table**

Errata notes	Short description	Revision identifier	Detailed description
POR.1	Current increase at POR for a couple of seconds	'.', 'A'	<a href="#">Section 5.1 on page 5</a>
Power.1	High leakage current may occur in total power down mode under low temperature	'.', 'A'	<a href="#">Section 5.2 on page 5</a>

### 3. Functional problems detail

---

#### 3.1 I/O.1: I/O glitch at the beginning of POR

**Introduction:**

The I/O pins should be initialized as input-only ( $PxM1.y = 1$ ,  $PxM2.y = 0$ ) after internal POR signal is ready.

**Problem:**

During POR, the I/O glitch happens after power supply  $>V_{th}$  and before the internal regulator starts to output current. The glitch occurs on most I/O pins (except P1.2, P1.3 and P1.5). Typical value of  $V_{th}$  is 0.7 V.

The width and level of the I/O glitch depend on power supply ramp up rate. For example, when power supply ramps up at 5 V/ms, the I/O glitch is less than 1.8 V and lasts less than 180  $\mu$ s.

**Work-around:**

1. Slowing down the power supply ramp up rate can lower down the I/O glitch level and width.
2. Adding a pull-down resistor can reduce I/O glitch level and width. After power up, configure the I/O pin in push-pull mode for I/O pin usage. For example, when power supply ramps up at 3 V/ms, adding a 440  $\Omega$  pull-down resistor can reduce the glitch level from 1.8 V to 0.9 V, and width from 180  $\mu$ s to 100  $\mu$ s. Please note that this work-around may use more current when the I/O pin outputs '1'.
3. Adding pull-up resistor to avoid I/O glitch. After power up, configure the I/O pin in open-drain mode for I/O pin usage.

#### 3.2 WD.1: Possible watchdog reset failure

**Introduction:**

When watchdog reset occurs, it will reset the chip; its behavior is similar to power on reset. Both POF and BOF are cleared.

**Problem:**

The watchdog reset might fail in normal or idle mode. Power on reset is needed to reset the chip.

**Work-around:**

1. WD interrupt plus software reset.
2. Choose the CPU clock as the clock source of watchdog timer to solve the issue. For example, if the CPU uses on-chip IRC as a system clock, the watchdog timer needs to choose PCLK as the clock source to avoid this issue.

### 3.3 COMPARATOR.1: Possible CMPREF config failure

#### Introduction:

The user may program one of eight different values for the internal reference voltage using the Comparator Reference register (CMPREF). Each of the two comparators may use a different reference voltage.

#### Problem:

When the comparator is disabled (CEn bit is zero) and the CMPREF of the same comparator is configured to other values from the default value, the chip may enter into reset state.

#### Work-around:

Please make sure to enable the comparator (set CEn to one) before configuring the corresponding CMPREF register.

## 4. AC/DC deviations detail

---

### 4.1 n/a

## 5. Errata notes detail

---

### 5.1 POR.1: Current increase at POR for a couple of seconds

Up to 600  $\mu$ A additional current may occur on P89LPC970 during POR and will drop to zero after a couple of seconds (less than 5 seconds).

### 5.2 Power.1: High leakage current may occur in total power down mode under low temperature

Under low temperature (0 °C to -40 °C), when entering into total power down mode, P89LPC970 may have high leakage current occurred and last from one second to several minutes which depends on the different temperature. During the period, the average current is about 30  $\mu$ A.

## 6. Legal information

### 6.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 6.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 7. Contents

---

<b>1</b>	<b>Product identification</b> .....	<b>3</b>
<b>2</b>	<b>Errata overview</b> .....	<b>3</b>
<b>3</b>	<b>Functional problems detail</b> .....	<b>4</b>
3.1	I/O.1: I/O glitch at the beginning of POR .....	4
	Introduction: .....	4
	Problem: .....	4
	Work-around: .....	4
3.2	WD.1: Possible watchdog reset failure .....	4
	Introduction: .....	4
	Problem: .....	4
	Work-around: .....	4
3.3	COMPARATOR.1: Possible CMPREF config failure .....	5
	Introduction: .....	5
	Problem: .....	5
	Work-around: .....	5
<b>4</b>	<b>AC/DC deviations detail</b> .....	<b>5</b>
4.1	n/a. ....	5
<b>5</b>	<b>Errata notes detail</b> .....	<b>5</b>
5.1	POR.1: Current increase at POR for a couple of seconds .....	5
5.2	Power.1: High leakage current may occur in total power down mode under low temperature .....	5
<b>6</b>	<b>Legal information.</b> .....	<b>6</b>
6.1	Definitions .....	6
6.2	Disclaimers .....	6
6.3	Trademarks .....	6
<b>7</b>	<b>Contents</b> .....	<b>7</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 5 October 2010

Document identifier: ES\_P89LPC970