Chip Errata for the i.MX 6ULZ

This document details the silicon errata known at the time of publication for the i.MX 6ULZ multimedia applications processors.

Table 1 provides a revision history for this document.

<table>
<thead>
<tr>
<th>Rev. Number</th>
<th>Date</th>
<th>Substantive Changes</th>
</tr>
</thead>
</table>
| Rev. 1      | 10/2019| • Added following errata:  
|             |        |   – ERR010822  
|             |        |   – ERR050070  
|             |        | • Changes to the following erratum:  
|             |        |   – ERR011163  |
| Rev. 0      | 09/2018| • Initial release     |
Figure 1 provides a cross-reference to match the revision code to the revision level marked on the device.

Table 2 summarizes errata on the i.MX 6ULZ.

<table>
<thead>
<tr>
<th>Errata</th>
<th>Name</th>
<th>Solution</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERR008958</td>
<td>Arm/MP: 814220—B-Cache maintenance by set/way operations can execute out of order</td>
<td>No fix scheduled</td>
<td>4</td>
</tr>
<tr>
<td>ERR008959</td>
<td>Arm/MP: 809719—C PMU events 0x07, 0x0C, and 0x0E do not increment correctly</td>
<td>No fix scheduled</td>
<td>6</td>
</tr>
<tr>
<td>ERR008960</td>
<td>Arm/MP: 804069—C Exception mask bits are cleared when an exception is taken in Hyp Mode</td>
<td>No fix scheduled</td>
<td>8</td>
</tr>
<tr>
<td>ERR008961</td>
<td>Arm/MP: 804069—C Exception mask bits are cleared when an exception is taken in Hyp Mode</td>
<td>No fix scheduled</td>
<td>9</td>
</tr>
<tr>
<td>ERR007265</td>
<td>CCM: When improper low-power sequence is used, the SoC enters low power mode before the Arm core executes WFI</td>
<td>No fix scheduled</td>
<td>10</td>
</tr>
<tr>
<td>ERR009606</td>
<td>eCSPI: In master mode, burst lengths of 32n + 1 will transmit incorrect data</td>
<td>No fix scheduled</td>
<td>11</td>
</tr>
</tbody>
</table>

Chip Errata for the i.MX 6ULZ, Rev. 1, 10/2019
Table 2. Summary of Silicon Errata (continued)

<table>
<thead>
<tr>
<th>Errata</th>
<th>Name</th>
<th>Solution</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERR009535</td>
<td>eCSPI: Burst completion by SS signal in slave mode is not functional</td>
<td>No fix scheduled</td>
<td>12</td>
</tr>
<tr>
<td>EIM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR004446</td>
<td>EIM: AUS mode is nonfunctional for devices larger than 32 MB</td>
<td>No fix scheduled</td>
<td>13</td>
</tr>
<tr>
<td>I2C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR007805</td>
<td>I2C: When the I2C clock speed is configured for 400 kHz, the SCL low period violates the I2C specification</td>
<td>No fix scheduled</td>
<td>14</td>
</tr>
<tr>
<td>MMC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR010450</td>
<td>MMC: EMMC can only run under or equal to 150 MHz</td>
<td>No fix scheduled</td>
<td>15</td>
</tr>
<tr>
<td>MMDC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR005778</td>
<td>MMDC: DDR Controller’s measure unit may return an incorrect value when operating below 100 MHz</td>
<td>No fix scheduled</td>
<td>16</td>
</tr>
<tr>
<td>ERR009596</td>
<td>MMDC: ARCR_GUARD bits of MMDC Core AXI Re-ordering Control register (MMDC_MAARCR) does not behave as expected</td>
<td>No fix scheduled</td>
<td>17</td>
</tr>
<tr>
<td>ERR050070</td>
<td>MMDC: Hardware Write Leveling Calibration Error bits MMDC_MPWLGCRR[WL_HW_ERRn] are incorrectly de-asserted</td>
<td>No fix scheduled</td>
<td>18</td>
</tr>
<tr>
<td>OCOTP</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR011163</td>
<td>OCOTP: General-purpose fuse banks GP3 and GP4 cannot be programmed</td>
<td>No fix scheduled</td>
<td>19</td>
</tr>
<tr>
<td>System Boot</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR010449</td>
<td>System Boot: HAB HAL routine hab_hal_invalidate_cache should invalidate L1/L2 D-cache, but did not in the ROM code</td>
<td>No fix scheduled</td>
<td>20</td>
</tr>
<tr>
<td>ERR011121</td>
<td>System Boot: EIM NOR boot failure when the boot image targets at OCRAM</td>
<td>No fix scheduled</td>
<td>21</td>
</tr>
<tr>
<td>USB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR004535</td>
<td>USB: USB suspend and resume flow clarifications</td>
<td>No fix scheduled</td>
<td>22</td>
</tr>
<tr>
<td>ERR006281</td>
<td>USB: Incorrect DP/DN state when only VBUS is applied</td>
<td>No fix scheduled</td>
<td>23</td>
</tr>
<tr>
<td>ERR010661</td>
<td>USB: VBUS leakage occurs if USBOTG1 VBUS is on and USBOTG2 VBUS transitions from on to off</td>
<td>No fix scheduled</td>
<td>24</td>
</tr>
<tr>
<td>ERR010822</td>
<td>USB: USB host may not respond to RX data</td>
<td>No fix scheduled</td>
<td>25</td>
</tr>
</tbody>
</table>

Chip Errata for the i.MX 6ULZ, Rev. 1, 10/2019

NXP Semiconductors
Description:

The v7 Arm states that all cache and branch predictor maintenance operations that do not specify an address execute relative to each other, must occur in program order. However, because of this erratum, a L2 set/way cache maintenance operation can overtake a L1 set/way cache maintenance operation.

Conditions:

For this erratum to have an observable effect, the following conditions must be met.
1. A CPU performs an L1 DCCSW or DCCISW operation.
2. The targeted L1 set/way contains dirty data.
3. Before the next DSB, the same CPU executes an L2 DCCSW or DCCISW operation while the L1 set/way operation is in progress.
4. The targeted L2 set/way is within the group of L2 set/way that the dirty data from L1 can be allocated to.

If the above conditions are met then the L2 set/way operation can take effect before the dirty data from L1 has been written to L2.

NOTE

Conditions (3) and (4) are not likely to be met concurrently when performing set/way operation on the entire L1 and L2 caches. This is because cache maintenance code is likely to iterate through sets and ways in a consistent ascending or descending manner across cache levels, and to perform all operations on one cache level before moving on to the next cache level. This means that, for example, cache maintenance operations on L1 set 0 and L2 set 0 will be separated by cache maintenance operations for all other sets in the L1 cache. This creates a large window for the cache maintenance operations on L1 set 0 to complete.

Projected Impact:

Code that intends to clean dirty data from L1 to L2, and then from L2 to L3 using set/way operations might not behave as expected. The L2 to L3 operation might happen first and result in dirty data remaining in L2 after the L1 to L2 operation has completed.
If dirty data remains in L2 then an external agent, such as a DMA agent, might observe stale data.
If the processor is reset or powered-down while dirty data remains in L2 then the dirty data will be lost.

Workarounds:

Correct ordering between set/way cache maintenance operations can be forced by executing a DSB before changing cache levels.
Proposed Solution:
No fix scheduled

Linux BSP Status:
BSP workaround implemented in the Linux BSP GA release
ERR008959  Arm/MP: 809719—C PMU events 0x07, 0x0C, and 0x0E do not increment correctly

Description:

The Cortex-A7 MPCore processor implements version 2 of the Performance Monitor Unit architecture (PMUv2). The PMU can gather statistics on the operation of the processor and memory system during runtime. This event information can be used when debugging or profiling code.

The PMU can be programmed to count architecturally executed stores (event 0x07), software changes of the PC (event 0x0C), and procedure returns (event 0x0E). However, because of this erratum, these events do not fully adhere to the descriptions in the PMUv2 architecture.

Conditions:

Either

1. A PMU counter is enabled and programmed to count event 0x07. That is: instruction architecturally executed, condition code check pass, and store.
2. A PLDW instruction is executed. If the above conditions are met, the PMUv2 architecture specifies that the counter for event 0x07 does not increment. However, the counter does increment.

Or

1. A PMU counter is enabled and programmed to count event 0x0C. That is: instruction architecturally executed, condition code check pass, and software change of the PC.
2. An SVC, HVC, or SMC instruction is executed. If the above conditions are met, the PMUv2 architecture specifies that the counter for event 0x0C increments. However, the counter does not increment.

Or

1. One of the following instructions is executed:
   — MOV PC, LR
   — ThumbEE LDMIA R9!, {?, PC}
   — ThumbEE LDR PC, [R9], #offset
   — BX Rm, where Rm != R14
   — LDM SP, {?, PC}

   If the above conditions are met, the PMUv2 architecture specifies that the counter for event 0x0E increments for (a), (b), (c) and does not increment for (d) and (e). However, the counter does not increment for (a), (b), (c) and increments for (d) and (e).

Projected Impact:

The information returned by PMU counters that are programmed to count events 0x07, 0x0C, or 0x0E might be misleading when debugging or profiling code is executed on the processor.
Workarounds:
   Not available

Proposed Solution:
   No fix scheduled

Linux BSP Status:
   No software workaround available
ERR008960 Arm/MP: 805420—C PMU event counter 0x14 does not increment correctly

Description:

The Cortex-A7 MPCore processor implements version 2 of the Performance Monitor Unit architecture (PMUv2). The PMU can gather statistics on the operation of the processor and memory system during runtime. This event information can be used when debugging or profiling code. When a PMU counter is programmed to count L1 instruction cache accesses (event 0x14), the counter should increment on all L1 instruction cache accesses. Because of this erratum, the counter increments on cache hits but not on cache misses.

Conditions:

1. A PMU counter is enabled and programmed to count L1 instruction cache accesses (event 0x14).
2. Cacheable instruction fetches miss in the L1 instruction cache.

When the above conditions are met, the event counter will not increment.

Projected Impact:

A PMU counter that is programmed to count L1 instruction cache accesses will count instruction cache hits but not instruction cache misses.

The information returned can be misleading when debugging or profiling code executed on the processor.

Cache-bound code execution is not affected by this erratum because of the absence of cache misses.

Workarounds:

To obtain a better approximation for the number of L1 instruction cache accesses, enable a second PMU counter and program it to count instruction fetches that cause linefills (event 0x01). Add the value returned by this counter to the value returned by the L1 instruction access counter (event 0x14). The result of the addition is a better indication of the number of L1 instruction cache accesses.

Proposed Solution:

No fix scheduled

Linux BSP Status:

No software workaround available

Chip Errata for the i.MX 6ULZ, Rev. 1, 10/2019

8

NXP Semiconductors
ERR008961 Arm/MP: 804069—C Exception mask bits are cleared when an exception is taken in Hyp Mode

Description:
The Cortex-A7 MPCore processor implements the Arm Virtualization Extensions and the Arm Security Extensions.
Exceptions can be routed to Monitor mode by setting SCR.{EA, FIQ, IRQ} to 1. Exceptions can be masked by setting corresponding bit CPSR.{A, I, F} to 1.
The Armv7-A architecture states that an exception taken in Hyp mode does not change the value of the mask bits for exceptions routed to Monitor mode. However, because of this erratum, the corresponding mask bits will be cleared to 0.

Conditions:
1. One or more exception types are routed to Monitor mode by setting one or more of SCR.{EA, FIQ, IRQ} to 1.
2. The corresponding exception types are masked by setting the corresponding CPSR.{A, F, I} bits to 1.
3. Any exception is taken in Hyp mode.
If the above conditions are met then the exception mask bit CPSR.{A, F, I} is cleared to 0 for each exception type that meets conditions (1) and (2). The affected mask bits are cleared together regardless of the exception type in condition (3).

Projected Impact:
If SCR.{AW, FW} is set to 0 then the clearing of corresponding bit CPSR.{A, F} to 0 has no effect. The value of CPSR.{A, F} is ignored.
Otherwise, when CPSR.{A, F, I} is set to 1, secure code cannot rely on CPSR.{A, F, I} remaining set to 1. An exception that should be masked might be routed to Monitor mode.
This is category C as it is expected that users will:
1. Set SCR.{AW, FW} to 0 when SCR.{EA, FIQ} is set to 1.
2. Set SCR.IRQ to 0.

Workarounds:
Not available

Proposed Solution:
No fix scheduled

Linux BSP Status:
No software workaround available
ERR007265 CCM: When improper low-power sequence is used, the SoC enters low power mode before the Arm core executes WFI

Description:

When software tries to enter Low-Power mode with the following sequence, the SoC enters Low-Power mode before the Arm core executes the WFI instruction:

1. Set CCM_CLPCR[1:0] to 2'b00.
2. Arm core enters WFI.
3. Arm core wakes up from an interrupt event, which is masked by GPC or not visible to GPC, such as an interrupt from a local timer.
4. Set CCM_CLPCR[1:0] to 2'b01 or 2'b10.
5. Arm core executes WFI.

Before the last step, the SoC enters WAIT mode if CCM_CLPCR[1:0] is set to 2'b01, or STOP mode if CCM_CLPCR[1:0] is set to 2'b10.

Projected Impact:

This issue can lead to errors ranging from module underrun errors to system hangs, depending on the specific use case.

Workarounds:

Software workaround:

1. Software should trigger IRQ #32 (IOMUX) to be always pending by setting IOMUX_GPR1_GINT.
2. Software should then unmask IRQ #32 in GPC before setting CCM Low-Power mode.
3. Software should mask IRQ #32 right after CCM Low-Power mode is set (set bits 0-1 of CCM_CLPCR).

Proposed Solution:

No fix scheduled

Linux BSP Status:

Software workaround has been implemented in Linux BSP starting in release L4.1.15_2.0.0_ga.
ERR009606 eCSPI: In master mode, burst lengths of 32n + 1 will transmit incorrect data

Description:
When the eCSPI is configured in master mode and the burst length is configured to a value 32n + 1 (where n = 0, 1, 2, ...), the eCSPI will transmit the portions of the first word in the FIFO twice. For example, if the transmit FIFO is loaded with:
[0] 0x00000001
[1] 0xAAAAAAAA
And the burst length is configured for 33 bits (ECSPIx_CONREG[BURST_LENGTH] = 0x020), the eCSPI will transmit the first bit of word [0] followed by the entire word [0], then transmit the data as expected.
The transmitted sequence in this example will be:
[0] 0x00000001
[1] 0x00000001
[2] 0x00000000
[3] 0xAAAAAAAA

Projected Impact:
Incorrect data transmission.

Workarounds:
Do not use burst length of 32n + 1 (where n = 0, 1, 2, ...).

Proposed Solution:
No fix scheduled.

Linux BSP Status:
Software workaround not implemented in Linux BSP. Functionality or mode of operation in which the erratum may manifest itself is not used.
ERR009535 eCSPI: Burst completion by SS signal in slave mode is not functional

Description:

According to the eCSPI specifications, when eCSPI is set to operate in the Slave mode (CHANNEL_MODE[x] = 0), the SS_CTL[x] bit controls the behavior of burst completion. In the Slave mode, the SS_CTL bit should control the behavior of SPI burst completion as follows:

- 0—SPI burst completed when (BURST_LENGTH + 1) bits are received.
- 1—SPI burst completed when the SS input is negated.

Also, in BURST_LENGTH definition, it is stated “In the Slave mode, this field takes effect in SPI transfer only when SS_CTL is cleared.”

However, the mode SS_CTL[x] = 1 is not functional in Slave mode. Currently, BURST_LENGTH always defines the burst length.

According to the SPI protocol, negation of SSB always causes completion of the burst. However, due to the above issue, the data is not sampled correctly in RxFIFO when \((\text{BURST_LENGTH} + 1) \mod 32\) is not equal to \((\text{actual burst length}) \mod 32\).

Therefore, setting the BURST_LENGTH parameter to a value greater than the actual burst does not resolve the issue.

Projected Impact:

Slave mode with unspecified burst length cannot be supported due to this issue. The burst length should always be specified with the BURST_LENGTH parameter and the SS_CTL[x] should be set to zero.

Workarounds:

There is no workaround except for not using the SS_CTL[x] = 1 option in the Slave mode. The accurate burst length should always be specified using the BURST_LENGTH parameter.

Proposed Solution:

No fix scheduled

Linux BSP Status:

Software workaround not implemented in Linux BSP. Functionality or mode of operation in which the erratum may manifest itself is not used.
ERR004446 EIM: AUS mode is nonfunctional for devices larger than 32 MB

Description:
When the AUS bit is set, the address lines of the EIM are unshifted. By default, the AUS bit is cleared and address lines are shifted according to port size (8, 16 or 32 bits). Due to an error, the address bits 27:24 are shifted when AUS = 1. For example, CPU address 0xBD00_0000 ([A27:20] = 1101 0000 becomes 0xB600_0000 ([A27:20] = 0110 0000) on the EIM bus, because A[27:25] is shifted to [A26:24] and A[23:0] is not shifted. As a result A[24] is missed.

Projected Impact:
If the memory used does not exceed 32 MB, there is no impact.
This mode is related to a unique memory configuration that is not often used. Most systems can work in the default mode (AUS = 0). Board designers should connect the EIM address bus without a shift (For example, A0A0 and A1A1), while working in AUS = 0 mode.

Workarounds:
- Use the AUS = 0 mode (default) while connecting the address signals without a shift (for example, A0A0 and A1A1).
- For AUS = 1, for devices larger than 32 MB, it is necessary to build a memory map that take this shifting into consideration and does not include A[24] line.

Proposed Solution:
No fix scheduled

Linux BSP Status:
Software workaround not implemented in Linux BSP. Functionality or mode of operation in which the erratum may manifest itself is not used.
ERR007805

I2C: When the I2C clock speed is configured for 400 kHz, the SCL low period violates the I2C specification

Description:

When the I2C module is programmed to operate at the maximum clock speed of 400 kHz (as defined by the I2C spec), the SCL clock low period violates the I2C spec of 1.3 μs min. The user needs to reduce the clock speed to get the SCL low time to meet the 1.3 μs I2C minimum required. This behavior means the SoC is not compliant with the I2C spec at 400 kHz.

Projected Impact:

No failures have been observed when operating at 400 kHz. This erratum only represents a violation of the I2C specification for the SCL low period.

Workarounds:

In order to exactly meet the clock low period requirement at fast speed mode, SCL must be configured to 384 kHz or less.

The following clock configuration meets the I2C specification requirements for SCL low for i.MX6 products:

I2C parent clock PERCLK_ROOT = 24M OSC
perclk_podf = 1
PERCLK_ROOT = 24M OSC/perclk_podf = 24 MHz
I2C_IFDR = 0x2A
I2C clock frequency = 24 MHz/64 = 375 kHz

Proposed Solution:

No fix scheduled

Linux BSP Status:

Software workaround not implemented in Linux BSP. Functionality or mode of operation in which the erratum may manifest itself is not used. The BSP configures the I2C frequency to 375 kHz by default.
ERR010450  MMC: EMMC can only run under or equal to 150 MHz

Description:
EMMC HS200 and SD/SDIO 3.0 SDR104 at 1.8 V can only work below or equal to 150 MHz.
EMMC DDR52 and SD/SDIO DDR50 at 1.8 V can only work below or equal to 45 MHz.

Projected Impact:
EMMC HS200 and SD/SDIO 3.0 SDR104 at 1.8 V interface throughput below or equal to 150 MHz speed.
EMMC DDR52 and SD/SDIO DDR50 at 1.8 V interface throughput below or equal to 45 MHz speed.

Workarounds:
EMMC HS200 and SD/SDIO 3.0 SDR104 at 1.8 V can only run under or equal to 150 MHz.
EMMC DDR52 and SD/SDIO DDR50 at 1.8 V can only run under or equal to 45 MHz.

Proposed Solution:
No fix scheduled

Linux BSP Status:
uSDHC driver in BSP limits the highest clock to 150 MHz for EMMC HS200 and SD/SDIO 3.0 SDR104 at 1.8 V.
uSDHC driver in BSP limits the highest clock to 45 MHz for EMMC DDR52 and SD/SDIO DDR50 at 1.8 V.
ERR005778 MMDC: DDR Controller’s measure unit may return an incorrect value when operating below 100 MHz

Description:

The measure unit counts cycles of an internal ring oscillator. The measure unit readout is used to fine tune the delay lines for temperature/voltage changes for both DDR3 and LPDDR2 interfaces. When operating at low frequencies (below 100 MHz), the measure unit counter might overflow due to an issue in the overflow protection logic. As a result, an incorrect measure value will be read.

Projected Impact:

This might cause a rare issue if the measure unit counter stops within a small range of values that translate to a delay that tunes the system incorrectly. This issue might not manifest in the application because it is dependent on a combination of DDR frequencies coupled with specific process, voltage, and temperature conditions.

Workarounds:

To workaround this issue, following steps should be performed by software:

1. Prior to reducing the DDR frequency (400 MHz), read the measure unit count bits (MU_UNIT_DEL_NUM).
2. Bypass the automatic measure unit when below 100 MHz, by setting the measure unit bypass enable bit (MU_BYP_EN).
3. Double the measure unit count value read in step 1 and program it in the measure unit bypass bit (MU_BYP_VAL) of the MMDC PHY Measure Unit Register, for the reduced frequency operation below 100 MHz.

Software should re-enable the measure unit when operating at the higher frequencies, by clearing the measure unit bypass enable bit (MU_BYP_EN). This code should be executed out of Internal RAM or a non-DDR based external memory.

Proposed Solution:

No fix scheduled

Linux BSP Status:

Software workaround has been implemented in Linux BSP starting in release L4.1.15_2.0.0.ga.
ERR009596  MMDC: ARCR_GUARD bits of MMDC Core AXI Re-ordering Control register (MMDC_MAARCR) does not behave as expected

Description:

The ARCR_GUARD bits of MMDC Core AXI Re-ordering Control register (MMDC_MAARCR) are used to ensure better DDR utilization while preventing starvation of lower priority transactions. After reordering is performed on previous read/write DDR transactions, the specific outstanding transaction will first obtain the maximum score in “dynamic score mode” and then wait for additional ARCR_GUARD count before achieving the highest priority. Due to a design issue, the ARCR_GUARD counter does not count up to the pre-defined value in the ARCR_GUARD bit field as expected. Therefore, the aging scheme optimizes the transaction reordering only up to the default aging level (15) and assigns a highest priority tag to the outstanding transaction.

Projected Impact:

The aging scheme optimizes the transaction reordering only up to the default aging level (15). No functional issues have been observed with an incorrect setting.

Workarounds:

Software should always program the ARCR_GUARD bits as 4'b0000. That means the accesses which have gained the maximum dynamic score will always become the highest priority after achieving the default highest aging level (15).

Proposed Solution:

No fix scheduled

Linux BSP Status:

Software workaround not implemented in Linux BSP. Functionality or mode of operation in which the erratum may manifest itself is not used. The NXP Linux BSP releases leave the ARCR_GUARD bits at the default value of 4'b0000.
ERR050070  MMDC: Hardware Write Leveling Calibration Error bits
       MMDC_MPWLGCR[WL_HW_ERRn] are incorrectly de-asserted

Description:
During Auto Hardware Write Leveling, the error status bits
(MMDC_MPWLGCR[WL_HW_ERRn]) should be set if an error occurs. These bits are set when
an error occurs but then are cleared automatically before software can capture the status.
Consequently, the error status bits are not a reliable indication whether a hardware write leveling
error has occurred.

Workarounds:
If the hardware write leveling was successful, the MMDC PHY Write Leveling HW Error Register
(MMDC_MPWLHWERR) will contain non-zero values for each byte lane used. A zero value for
an active byte lane indicates that a hardware write leveling error occurred. Software should use
MMDC_MPWLHWERR as the error indication instead of MMDC_MPWLGCR.

Proposed Solution:
No fix scheduled.

Linux BSP Status:
This issue is not applicable to the BSP.
ERR011163 OCOTP: General-purpose fuse banks GP3 and GP4 cannot be programmed

Description:
The OCOTP general-purpose fuse banks GP3 and GP4 are locked and cannot be programmed.

Workarounds:
None

Proposed Solution:
No fix scheduled

Linux BSP Status:
No software workaround available
Description:
When authenticating image, DCP write the result HASH value of the boot image into OCRAM, but ROM does not invalidate D-Cache when reading back the HASH. Thus getting wrong value, and finally wrongly ‘think’ the image is invalid.

Conditions:
N/A

Projected Impact:
DCP Hash in ROM/HAB does not work unless MMU/Cache be disabled by fuse or software engine be specified in CSF file instead of DCP engine.

Workarounds:
- Disable MMU/D-Cache using in BootROM by setting Boot_Config “BT_MMU_DISABLE”, or
- Specify engine as “HAB_ENG_SW” instead of “HAB_ENG_DCP” by SCT tool. This will force HAB use the software hash engine.

Proposed Solution:
No fix scheduled

Linux BSP Status:
Software workaround is not implemented in the BSP. For workaround #1, set fuse bit Boot_Config “BT_MMU_DISABLE”. For workaround #2, modify CSF tool by referring to AN4581.
ERR011121 System Boot: EIM NOR boot failure when the boot image targets at OCRAM

Description:
A boot image corruption can result in a boot failure for an EIM NOR boot devices under specific conditions as described below. The boot failure only occurs if all conditions below are satisfied.

Conditions:
There are four specific conditions that result in this boot failure.
1. i.MX 6ULZ silicon revision 1.1
2. An EIM NOR boot device is used
3. The device is a security enabled configuration (SEC_CONFIG[1] eFUSE is programmed)
4. The boot image start address (specified in boot data) targets internal memory on Chip RAM (OCRAM) space

Projected Impact:
EIM NOR boot failure and possible entry into Serial Downloader mode.

Workarounds:
Since the boot failure only occurs when the boot image start address targets OCRAM space, the recommended workarounds are for users to ensure the NOR boot image runs from DDR or executes in place (XIP).

Proposed Solution:
No fix scheduled

Linux BSP Status:
Workaround not implemented in BSP. Functionality where the erratum may manifest itself is not used.
ERR004535 USB: USB suspend and resume flow clarifications

Description:

In device mode, The PHY can be put into Low Power Suspend when the device is not running or the host has signaled suspend. The PHY Low power suspend bit (PORTSC1.PHCD) will be cleared automatically when the host initials resume. Before forcing a resume from the device, the device controller driver must clear this bit. In host mode, the PHY can be put into Low Power Suspend when the downstream device has been placed into suspend mode (PORTSC1.SUSP) or when no downstream device is connected. Low power suspend is completely under the control of software. To place the PHY into Low power mode, software needs to set PORTSC1.PHCD bit, set all bits in USBPHY_PWD register and set the USBPHY_CTRL.CLKGATE bit.

When a remote wakeup occurs after the Suspend (SUSP) bit is set while the PHY Low power suspend bit (PHCD) is cleared, a USB interrupt (USBSTS.PCI) will be generated. In this case, the PHCD bit will NOT be set because of the interrupt. However, if a remote wakeup occurs after the PHCD bit is set while the USB PHY Power-Down Register (USBPHY_PWD) and the UTMI clock gate (USBPHY_CTRL.CLKGATE) bit is cleared, a remote wakeup interrupt will be generated. In this case, all the bits in the HW_USBPHY_PWD register and the USBPHY_CTRL.CLKGATE bit will be set, even after the remote wakeup interrupt is generated, which is incorrect.

Projected Impact:

Resume error, if the correct flow is not adhered to.

Workarounds:

To place the USB PHY into low power suspend mode, the following sequence should be performed in an atomic operation (interrupts should be disabled during these three steps):

1. Set the PORTSC1.PHCD bit
2. Set all bits in the USBPHY_PWD register
3. Set the USBPHY_CTRL.CLKGATE bit

Proposed Solution:

No fix scheduled

Linux BSP Status:

Software workaround integrated in Linux BSP codebase starting in release imx_3.0.35_4.1.0.
ERR006281  USB: Incorrect DP/DN state when only VBUS is applied

Description:
When VBUS is applied without any other supplies, incorrect communication states are possible on the data (DP/DN) signals. If VDDHIGH_IN is supplied, the problem is removed.

Projected Impact:
This issue primarily impacts applications using charger detection to signal power modes to a PMIC in an undercharged battery scenario where the standard USB current allotment is not sufficient to boot the system.

Workarounds:
Apply VDDHIGH_IN if battery charge detection is needed. Otherwise, disable charger detection by setting the EN_B bit in USB_ANALOG_USBx_CHRG_DETECTn to 1.

Proposed Solution:
No fix scheduled

Linux BSP Status:
Software workaround not implemented in Linux BSP. Functionality or mode of operation in which the erratum may manifest itself is not used.
ERR010661 USB: VBUS leakage occurs if USBOTG1 VBUS is on and USBOTG2 VBUS transitions from on to off

Description:
When two USB ports work as OTG or device simultaneously. One VBUS (selected by PMU_REG_3P0.vbus_sel bit) voltage will not drop after cable unplug, causing the port to fail to detect the cable detach. If these two ports do not need to support detach detection, simultaneously using two OTGs or devices can be supported.

Conditions:
When two USB ports work as OTGs or devices simultaneously.

Projected Impact:
Do not use two OTGs or devices simultaneously. Only four scenarios are supported:
- One for OTG/Device, another for Host.
- One for OTG/Device, another is un-used.
- One for Host, another for Host.
- One for Host, another is un-used.

Workarounds:
Only one port can be used as OTG or device. The other port must be used as host. Set the PMU_REG_3P0.vbus_sel bit to select the host port.

Proposed Solution:
No fix scheduled

Linux BSP Status:
No software workaround available
ERR010822 USB: USB host may not respond to RX data

Description:

Under rare conditions, the USB controller operating in host mode may fail to respond to an incoming packet from a device when two or more hubs are between the USB host and device. This configuration causes extra bits in the data stream after the EOP. The issue does not occur without a hub connection because there are no additional bits after EOP.

The issue occurs under the following conditions:

1. The TX clock from the device is faster than the RX clock at the host, and
2. Extra bits are present in the received data stream after EOP.

When the issue occurs, the USB controller will not respond to the current RX packet (neither ACK nor NAK) and the packet is discarded. For a non-ISO transfer, the TX side should resend the packet (per the USB specification requirements). For an ISO transfer, the packet will be lost.

Condition 1) above can cause occurrences where the USB controller will see two bit transitions within one 480 MHz cycle. The USB specification requires clock accuracy of 500 ppm, so the maximum difference between the TX and RX sides is 1000 ppm, or 1/1000 bits. The issue is rare since two bit transitions within one clock cycle must also coincide with the EOP. The occurrence of the issue is further reduced with shorter packet lengths, but there is no known maximum packet length that avoids the issue entirely.

When this issue happens, a UTMI_RXERROR is generated.

Workarounds:

For a non-ISO transfer, the device will retransmit the packet per the USB specification requirements so the system can handle this case automatically.

For a non-ISO transfer, the host will discard the packet and the data is lost. There is no known software workaround for this case.

Proposed Solution:

No fix scheduled.

Linux BSP Status:

No software workaround implemented in the Linux BSP.
Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: n xp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer’s applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCODE, JCODE, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C–5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, ColdFire+, C–Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Hybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018-2019 NXP B.V.