

# IMX7DS\_3N09P

## Mask Set Errata



# Mask Set Errata for Mask 3N09P

## Revision History

This report applies to mask 3N09P for these products:

- IMX7DS
- MCIMX7S
- MCIMX7D

**Table 1. Revision History**

Revision	Date	Significant Changes
1.2	3/2023	The following errata were added. <ul style="list-style-type: none"> <li>• ERR011112</li> <li>• ERR011096</li> <li>• ERR006941</li> <li>• ERR010728</li> <li>• ERR010629</li> </ul> The following errata were revised. <ul style="list-style-type: none"> <li>• ERR009165</li> <li>• ERR003774</li> <li>• ERR006940</li> </ul>
1.1	10/2021	The following errata were revised. <ul style="list-style-type: none"> <li>• ERR010574</li> </ul>
1.0	3/2018	The following errata were added. <ul style="list-style-type: none"> <li>• ERR010574</li> </ul> The following errata were revised. <ul style="list-style-type: none"> <li>• ERR007805</li> </ul>
0	11/2017	The following errata were revised. <ul style="list-style-type: none"> <li>• ERR011166</li> </ul>
0	10/2017	No changes to errata with this revision
0	10/2017	Initial Revision

## Errata and Information Summary

**Table 2. Errata and Information Summary**

Erratum ID	Erratum Title
<a href="#">ERR003774</a>	AIPS: Unaligned access to AIPS internal registers will result in an abort response.

*Table continues on the next page...*

Table 2. Errata and Information Summary (continued)

Erratum ID	Erratum Title
<a href="#">ERR008305</a>	ARM/MP: 804069-C, Exception mask bits are cleared when an exception is taken in Hyp mode.
<a href="#">ERR008304</a>	ARM/MP: 805420-C, PMU event counter 0x14 does not increment correctly.
<a href="#">ERR008303</a>	ARM/MP: 809719-C, PMU events 0x07, 0x0C, and 0x0E do not increment correctly.
<a href="#">ERR008302</a>	ARM/MP: 814220-B, Cache maintenance by set/way operations can execute out of order.
<a href="#">ERR010133</a>	ARM: Boot failure after A7 enters into low-power idle mode
<a href="#">ERR009513</a>	CCM: Violate bit in misc register will be set unexpectedly when writing to debug or target interface.
<a href="#">ERR009515</a>	CCM; Domain cannot wake up if clock source control is set to 0
<a href="#">ERR006941</a>	Core: Asynchronous sampling of SWDIOTMS might cause incorrect operation of SerialWire/ JTAG Debug Port
<a href="#">ERR006939</a>	Core: Interrupted loads to SP can cause erroneous behavior
<a href="#">ERR006940</a>	Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used
<a href="#">ERR004574</a>	CSU: Possibility of incorrect security privileges for memory accesses
<a href="#">ERR009516</a>	DDR-PHY: Intermittent issue where DDR becomes unstable due to DDR MDLL unlocking.
<a href="#">ERR009606</a>	ECSPI: In master mode, burst lengths of 32n+1 will transmit incorrect data
<a href="#">ERR009165</a>	ECSPI: TXFIFO empty flag glitch can cause the current FIFO transfer to be sent twice
<a href="#">ERR005829</a>	FlexCAN: FlexCAN does not transmit a message that is enabled to be transmitted in a specific moment during the arbitration process.
<a href="#">ERR007805</a>	I2C: When the I2C clock speed is configured for 400 kHz, the SCL low period violates the I2C spec of 1.3 uS min
<a href="#">ERR011166</a>	OCRAM: The first 4K of OCRAM (0x910000 - 0x910fff) is not available during boot time
<a href="#">ERR009514</a>	PCIe address space is not cacheable from A7.
<a href="#">ERR010728</a>	PCIe: PLL may fail to lock under corner conditions
<a href="#">ERR009541</a>	PXP: CSC2 does not perform RGB to YCbCr and RGB to YUV conversions correctly
<a href="#">ERR008244</a>	PXP: pxp_compress step1 FIFO full may lead to data error
<a href="#">ERR008151</a>	PXP: Rotation Engine alignment and operation combination limitations
<a href="#">ERR008153</a>	PXP: Rotation1 Engine format support limitation
<a href="#">ERR008335</a>	PXP: store engine is writing data when working in block mode and block size=16
<a href="#">ERR011096</a>	SAI: Internal bit clock is not generated when RCR2[BCI]=1 or TCR2[BCI]=1
<a href="#">ERR011112</a>	System Boot: QSPI/EIM NOR boot failure when the boot image targets OCRAM
<a href="#">ERR010629</a>	USDHC: EMMC HS200/SD SDR104 tuning process may fail based on delay cell number
<a href="#">ERR010574</a>	Watchdog: A watchdog timeout or software trigger will not reset the SOC

# Known Errata

## **ERR003774: AIPS: Unaligned access to AIPS internal registers will result in an abort response.**

### **Description**

Unaligned access to AIPS internal registers will return an abort response.

### **Workaround**

Only aligned AIPS internal register access is supported. Software should not issue unaligned accesses to AIPS internal registers.

## **ERR008305: ARM/MP: 804069-C, Exception mask bits are cleared when an exception is taken in Hyp mode.**

### **Description**

The Cortex-A7 MPCore processor implements the ARM Virtualization Extensions and the ARM Security Extensions. Exceptions can be routed to Monitor mode by setting SCR.{EA, FIQ, IRQ} to 1. Exceptions can be masked by setting corresponding bit CPSR.{A, I, F} to 1.

The ARMv7-A architecture states that an exception taken in Hyp mode does not change the value of the mask bits for exceptions routed to Monitor mode. However, because of this erratum, the corresponding mask bits will be cleared to 0.

### **Workaround**

There is no workaround for this erratum.

## **ERR008304: ARM/MP: 805420-C, PMU event counter 0x14 does not increment correctly.**

### **Description**

The Cortex-A7 MPCore processor implements version 2 of the Performance Monitor Unit architecture (PMUv2). The PMU can gather statistics on the operation of the processor and memory system during runtime. This event information can be used when debugging or profiling code. When a PMU counter is programmed to count L1 instruction cache accesses (event 0x14), the counter should increment on all L1 instruction cache accesses. Because of this erratum, the counter increments on cache hits but not on cache misses.

All configurations affected.

### **Workaround**

To obtain a better approximation for the number of L1 instruction cache accesses, enable a second PMU counter and program it to count instruction fetches that cause linefills (event 0x01). Add the value returned by this counter to the value returned by the L1 instruction access counter (event 0x14). The result of the addition is a better indication of the number of L1 instruction cache accesses.

## **ERR008303: ARM/MP: 809719-C, PMU events 0x07, 0x0C, and 0x0E do not increment correctly.**

### **Description**

The Cortex-A7 MPCore processor implements version 2 of the Performance Monitor Unit architecture (PMUv2). The PMU can gather statistics on the operation of the processor and memory system during runtime. This event information can be used when debugging or profiling code.

The PMU can be programmed to count architecturally executed stores (event 0x07), software changes of the PC (event 0x0C), and procedure returns (event 0x0E). However, because of this erratum, these events do not fully adhere to the descriptions in the PMUv2 architecture.

All configurations affected.

### **Workaround**

There is no workaround for this erratum.

## **ERR008302: ARM/MP: 814220-B, Cache maintenance by set/way operations can execute out of order.**

### **Description**

The v7 ARM ARM states that all cache and branch predictor maintenance operations that do not specify an address execute, relative to each other, in program order. However, because of this erratum, an L2 set/way cache maintenance operation can overtake an L1 set/way cache maintenance operation.

To be affected by this erratum, the processor must be implemented with an L2 cache.

### **Workaround**

Correct ordering between set/way cache maintenance operations can be forced by executing a DSB before changing cache levels.

## **ERR010133: ARM: Boot failure after A7 enters into low-power idle mode**

### **Description**

Boot failure may happen after the A7 enters into low-power idle mode (no other blocks are powered down except the A7 CPU). When the system resumes from low-power idle, A7 CPU0 runs into exception while A7 CPU1 runs successfully. Such random boot failure happens when the wakeup INT arrives during A7 power down sequence.

### **Workaround**

If both CPU0/CPU1 are IDLE, the last IDLE CPU should disable GIC first, then REG\_BYPASS\_COUNTER is used to mask wakeup INT, and then execute "wfi" is used to bring the system into power down processing safely. The counter must be enabled as close to the "wfi" state as possible. The following equation can be used to determine the RBC counter value:  $RBC\_COUNT * (1/32K\ RTC\ frequency) \geq (46 + PDNSCR\_SW + PDNSCR\_SW2ISO) * (1/IPG\_CLK\ frequency)$ .

## **ERR009513: CCM: Violate bit in misc register will be set unexpectedly when writing to debug or target interface.**

### **Description**

When writing to debug interface or target interface, normal violate bit in misc register will be set unexpectedly.

Violate bit is located at bit 8 of

0x30388010~0x3038801C,

0x30388110~0x3038811C,

0x30388210~0x3038821C,

0x30388310~0x3038831C,

...

0x3038BE10~0x3038BE1C.

#### Workaround

Clear this bit before accessing normal interface.

### ERR009515: CCM; Domain cannot wake up if clock source control is set to 0

#### Description

If clock source control is set to 0 in a domain, the domain cannot wake up. For unused domains, the source setting can be set to all 0 to save power. For in-use domains, source controls can only be set to 1, 2, or 3, but if any are set to 0, the domain will not wake up.

Related registers are CCM\_PLL\_CTRLn.

#### Workaround

Ensure for all domains in use, the clock source control register is set to something other than 0.

### ERR006941: Core: Asynchronous sampling of SWDIOTMS might cause incorrect operation of SerialWire/JTAG Debug Port

#### Description

Arm Errata 771919: Asynchronous sampling of SWDIOTMS might cause incorrect operation of SerialWire/JTAG Debug Port

#### Status

Affects: Cortex-M4, Cortex-M4F

Fault Type: Implementation Category B Rare

Fault Status: Present in: r0p0, r0p1 Open.

#### Description

The signal SWDIOTMS is bi-directional and can be driven from either the debugger or the SWJ-DP, or pulled up by an external resistor during the turnaround periods.

The SerialWire protocol is defined with a high PARK bit at the end of the header before the turnaround period that precedes the ACK from the SWJ-DP. This ensures that the line is high, and the resistor keeps it high during the ACK period. Therefore, if the SWJ-DP does not respond, the debugger will reliably sample the line SWDIOTMS high during the missing ACK.

However, during the turnaround period after the ACK or read data there is no PARK bit to guarantee that the line is high immediately before the turnaround period. In this case, if the pull-up resistor does not pull the line high within a single SWCLKTCK cycle, the incorrect state of SWDIOTMS might be sampled.

Functionally, the logic is insensitive to the state of SWDIOTMS during these periods, but synthesis tools might introduce multiple path logic that is sensitive to SWDIOTMS glitches around the clock edges.

#### Conditions

All write transactions and some read transactions might be vulnerable to this erratum when both:

- Serial Wire mode is being used
- The physical implementation does not prevent glitch generation.

#### Implications

The SWJ-DP might sample SWDIOTMS incorrectly and enter an UNPREDICTABLE state. At the time of publication, ARM is not aware of any reports of observed failures due to this erratum.

#### Workaround

Check the following points after implementation:

- 1) Ensure that the evaluation of NextState in DAPSwjWatcher.v is not sensitive to SWDITMSSync1 when State\_cdc\_check has the value 10'b1100100000 (SWJ\_SSLP).
- 2) Ensure that the following logic in DAPSwDpProtocol.v is implemented using AND gates or a CDC-safe mux for each bit:

```
assign ResetCountD = DBGDI & DBGDOEN ? (ResetCountReg+6'd1) : {6{1'b0}}; ? (ResetCountReg+6'd1) : {6{1'b0}};
```

- 3) Ensure that the ResetCountReg flops in DAPSwDpProtocol.v are implemented using metastability-hardened cells if possible.
- 4) Ensure that the evaluation of NxtState in DAPSwDpProtocol.v is insensitive to DBGDI when State has any of the following values:

- 5'b01000 (SWDP\_SLEPARKH)
- 5'b01010 (SWDP\_SLETRNH2)
- 5'b01011 (SWDP\_SLETRNH1)
- 5'b01100 (SWDP\_SLETRNH0)
- 5'b10011 (SWDP\_SLEPARKW)
- 5'b10100 (SWDP\_SLETRNW3)
- 5'b10101 (SWDP\_SLETRNW2)
- 5'b10110 (SWDP\_SLETRNW1)
- 5'b10111 (SWDP\_SLETRNW0)

- 5) Ensure that the following flops in DAPSwDpProtocol.v are implemented with CDC-safe recirculation muxes:

- SerBank
- SerDir
- SerAddr
- ShiftReg
- Parity
- ErrorChk
- WriteErr

- WbufReq

6) Ensure that the following flops in DAPJtagDpProtocol are implemented with CDC-safe recirculation muxes:

- JTAGcurr

## ERR006939: Core: Interrupted loads to SP can cause erroneous behavior

### Description

Arm Errata 752770: Interrupted loads to SP can cause erroneous behavior

This issue is more prevalent for user code written to manipulate the stack. Most compilers will not be affected by this, but please confirm this with your compiler vendor. MQX™ and FreeRTOS™ are not affected by this issue.

Affects: Cortex-M4, Cortex-M4F

Fault Type: Programmer Category B

Fault Status: Present in: r0p0, r0p1 Open.

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), erroneous behavior can occur. In all cases, returning from the interrupt will result in the load instruction being executed an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The affected instructions that can result in the load transaction being repeated are:

- 1) LDR SP,[Rn],#imm
- 2) LDR SP,[Rn,#imm]!
- 3) LDR SP,[Rn,#imm]
- 4) LDR SP,[Rn]
- 5) LDR SP,[Rn,Rm]

The affected instructions that can result in the stack-pointer being loaded from an incorrect memory address are:

- 1) LDR SP,[Rn],#imm
- 2) LDR SP,[Rn,#imm]!

Conditions:

- 1) An LDR is executed, with SP/R13 as the destination.
- 2) The address for the LDR is successfully issued to the memory system.
- 3) An interrupt is taken before the data has been returned and written to the stack-pointer.

Implications:

Unless the load is being performed to Device or Strongly-Ordered memory, there should be no implications from the repetition of the load. In the unlikely event that the load is being performed to Device or Strongly-Ordered memory, the repeated read can result in the final stack-pointer value being different than had only a single load been performed.

Interruption of the two write-back forms of the instruction can result in both the base register value and final stack-pointer value being incorrect. This can result in apparent stack corruption and subsequent unintended modification of memory.

### Workaround

Most compilers are not affected by this, so a workaround is not required.

However, for hand-written assembly code to manipulate the stack, both issues may be worked around by replacing the direct load to the stack-pointer, with an intermediate load to a general-purpose register followed by a move to the stack-pointer.

If repeated reads are acceptable, then the base-update issue may be worked around by performing the stack pointer load without the base increment followed by a subsequent ADD or SUB instruction to perform the appropriate update to the base register.

## **ERR006940: Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used**

### **Description**

Arm Errata 776924: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

Affects: Cortex-M4F

Fault Type: Programmer Category B

Fault Status: Present in: r0p0, r0p1 Open.

On Cortex-M4 with FPU, the VDIV and VSQRT instructions take 14 cycles to execute. When an interrupt is taken a VDIV or VSQRT instruction is not terminated, and completes its execution while the interrupt stacking occurs. If lazy context save of floating point state is enabled then the automatic stacking of the floating point context does not occur until a floating point instruction is executed inside the interrupt service routine.

Lazy context save is enabled by default. When it is enabled, the minimum time for the first instruction in the interrupt service routine to start executing is 12 cycles. In certain timing conditions, and if there is only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction might not write its result to the register bank or to the FPSCR.

### **Workaround**

A workaround is only required if the floating point unit is present and enabled. A workaround is not required if the memory system inserts one or more wait states to every stack transaction.

There are two workarounds:

- 1) Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).
- 2) Ensure that every interrupt service routine contains more than 2 instructions in addition to the exception return instruction.

## **ERR004574: CSU: Possibility of incorrect security privileges for memory accesses**

### **Description**

The CSU configuration signals are not synchronized to the OCRAM, OCRAM L2 cache, and WEIM so modifications of the security protection privileges to these memory locations during memory access may have unintended bus privileges.

### **Workaround**

Program the CSU during boot prior to runtime memory access.

## **ERR009516: DDR-PHY: Intermittent issue where DDR becomes unstable due to DDR MDLL unlocking.**

### **Description**

Intermittent issue where DDR becomes unstable due to DDR MDLL unlocking.

### **Workaround**

Set the ctrl\_ref in register DDR\_PHY\_MDLL\_CON0 [4:1] to 4'b1111 to disable the de-asserting of dfi\_init\_complete until rst\_n is asserted.

## ERR009606: ECSPI: In master mode, burst lengths of $32n+1$ will transmit incorrect data

### Description

When the ECSPI is configured in master mode and the burst length is configured to a value  $32n+1$  (where  $n=0, 1, 2, \dots$ ), the ECSPI will transmit the portions of the first word in the FIFO twice.

For example, if the transmit FIFO is loaded with:

[0] 0x00000001

[1] 0xAAAAAAAA

And the burst length is configured for 33 bits (ECSPIx\_CONREG[BURST\_LENGTH]=0x020), the ECSPI will transmit the first bit of word [0] followed by the entire word [0], then transmit the data as expected.

The transmitted sequence in this example will be:

[0] 0x00000001

[1] 0x00000001

[2] 0x00000000

[3] 0xAAAAAAAA

### Workaround

Do not use burst lengths of  $32n+1$  (where  $n=0, 1, 2, \dots$ ).

## ERR009165: ECSPI: TXFIFO empty flag glitch can cause the current FIFO transfer to be sent twice

### Description

When using DMA to transfer data to the TXFIFO, if the data is written to the TXFIFO during an active ECSPI data exchange, this can cause a glitch in the TXFIFO empty signal, resulting in the TXFIFO read pointer (TXCNT) not updating correctly, which in turn results in the current transfer getting resent a second time.

### Workaround

This errata is only seen when the SMC (Start Mode Control) bit is set. A modified SDMA script with TX\_THRESHOLD = 0 and using only the XCH (SPI Exchange) bit to initiate transfers prevents this errata from occurring. There is an associated performance impact with this workaround. Testing transfers to a SPI-NOR flash showed approximately a 5% drop in write data rates and a 25% drop in read data rates.

## ERR005829: FlexCAN: FlexCAN does not transmit a message that is enabled to be transmitted in a specific moment during the arbitration process.

### Description

FlexCAN does not transmit a message that is enabled to be transmitted in a specific moment during the arbitration process. The following conditions are necessary for the issue to occur:

- Only one message buffer is configured to be transmitted
- The write which enables the message buffer to be transmitted (write on Control/Status word) happens during a specific clock during the arbitration process.
- After this arbitration process occurs, the bus goes to the Idle state and no new message is received on the bus.

For example:

1. Message buffer 13 is deactivated on RxIntermission (write 0x0 to the CODE field from the Control/Status word) [First write to CODE]
2. Reconfigure the ID and data fields
3. Enable the message buffer 13 to be transmitted on BusIdle (write 0xC on CODE field) [Second write to CODE]
4. CAN bus keeps in Idle state
5. No write on the Control/Status from any message buffer happens.

During the second write to CODE (step 3), the write must happen one clock before the current message buffer 13 to be scanned by arbitration process. In this case, it does not detect the new code (0xC) and no new arbitration is scheduled.

The problem can be detected only if the message traffic ceases and the CAN bus enters into Idle state after the described sequence of events.

There is no issue if any of the conditions below holds:

- Any message buffer (either Tx or Rx) is reconfigured (by writing to its CS field) just after the Intermission field.
- There are other configured message buffers to be transmitted
- A new incoming message sent by any external node starts just after the Intermission field.

### Workaround

To transmit a CAN frame, the CPU must prepare a message buffer for transmission by executing the following standard 5-step procedure:

1. Check if the respective interrupt bit is set and clear it.
2. If the message buffer is active (transmission pending), write the ABORT code (0b1001) to the CODE field of the Control/Status word to request an abortion of the transmission. Wait for the corresponding IFLAG to be asserted by polling the IFLAG register or by the interrupt request if enabled by the respective IMASK. Then read back the CODE field to check if the transmission was aborted or transmitted. If backwards compatibility is desired (MCR[AEN] bit negated), just write the INACTIVE code (0b1000) to the CODE field to inactivate the message buffer, but then the pending frame may be transmitted without notification.
3. Write the ID word.
4. Write the data bytes.
5. Write the DLC, Control and CODE fields of the Control/Status word to activate the message buffer.
6. The workaround consists of executing two extra steps:
7. Reserve the first valid mailbox as an inactive mailbox (CODE=0b1000). If RX FIFO is disabled, this mailbox must be message buffer 0. Otherwise, the first valid mailbox can be found using the "RX FIFO filters" table in the FlexCAN chapter of the chip reference manual.
8. Write twice INACTIVE code (0b1000) into the first valid mailbox.

### NOTE

The first mailbox cannot be used for reception or transmission process.

## ERR007805: I2C: When the I2C clock speed is configured for 400 kHz, the SCL low period violates the I2C spec of 1.3 $\mu$ S min

### Description

When the I2C module is programmed to operate at the maximum clock speed of 400 kHz (as defined by the I2C spec), the SCL clock low period violates the I2C spec of 1.3  $\mu$ S min. The user must reduce the clock speed to obtain the SCL low time to meet the 1.3 $\mu$ S I2C minimum required. This behavior means the SoC is not compliant to the I2C spec at 400kHz.

### Workaround

To meet the clock low period requirement in fast speed mode, SCL must be configured to 384KHz or less.

## ERR011166: OCRAM: The first 4K of OCRAM (0x910000 - 0x910fff) is not available during boot time

### Description

The first 4K of OCRAM (0x910000 - 0x910fff) is not available during boot time which effects plug-ins and custom boot images. Using this space may cause image corruption during boot time. At time of boot failure, the system may enter into serial download mode.

### Workaround

Users must set the boot or plugin image start address greater or equal to 0x911000 (if the boot image or plug-in is running in OCRAM). Alternatively, users can use a boot/plugin image load address in the external DDR memory instead of the internal OCRAM.

## ERR009514: PCIe address space is not cacheable from A7.

### Description

PCIe address doesn't support cacheable access from ARM.

When enable cach accesses PCIe axi address, ARM A7 issues wrap burst with 64 bytes un-aligned access (shift 0x10). PCIe axi slave takes it as incr burst (it doesn't support wrap on axi bridge), causing the return data and address not to match.

### Workaround

None

## ERR010728: PCIe: PLL may fail to lock under corner conditions

### Description

Initial VCO oscillation may fail under corner conditions such as cold temperature which will cause the PCIe PLL fail to lock in the initialization phase.

### Workaround

The Duty-cycle Corrector calibration must be disabled.

To disable Duty-cycle Corrector(DCC) calibration after G\_RST signal is de-asserted by following the sequences:

1. De-assert the G\_RST signal by clearing SRC\_PCIEPHY\_RCR[PCIEPHY\_G\_RST].
2. De-assert DCC\_FB\_EN by writing data "0x29" to the register address 0x306d0014. The description of the affected register fields are:

Register Address: 0x306d0014

Bit: 6

Field Name: DCC\_FB\_EN

Description: duty cycle corrector working mode

3. Assert RX\_EQS, RX\_EQ\_SEL by writing data "0x48" to the register address 0x306d0090. The description of the affected register fields are:

Register Address: 0x306d0090

Bit: 3

Field Name: RX\_EQ\_SEL

Description: RX Equalizer Select Enable

Bit: 6

Field Name: RX\_EQS

Description: RX Equalizer Adaption Off

4. Assert ATT\_MODE by writing data "0xbc" to the register address 0x306d0098. The description of the affected register fields are:

Register Address: 0x306d0098

Bit: 7

Field Name: ATT\_MODE

Description: RX Attenuator mode

5. De-assert the CMN\_RST signal by clearing register bit SRC\_PCIEPHY\_RCR[PCIEPHY\_BTN].

## ERR009541: PXP: CSC2 does not perform RGB to YCbCr and RGB to YUV conversions correctly

### Description

When performing RGB-to-YUV conversions, CSC2 can only output a result from 0 to 255 (8 bits), which does not meet the YUV range requirements (9 bits required) and the parameters d0/d1/d2 cannot meet the YCbCr requirements (17 bits required).

### Workaround

Perform RGB-to-YUV or RGB-to-YCbCr conversions outside the PXP (either through a GPU, IPU, or CPU depending on the resources available on the SoC).

## ERR008244: PXP: pxp\_compress step1 FIFO full may lead to data error

### Description

Due to a pxp compression bug, when pxp\_compress step1 FIFO is full there is a Read source data channel error.

### Workaround

Set OT=1 and check the flag output from: pxp\_compress module, flag fifo\_full, and error\_prone.

## ERR008151: PXP: Rotation Engine alignment and operation combination limitations

### Description

Rotation Engine Position 0:

When processing 'ps' and 'as' buffers that are unaligned (buffers are not aligned to block boundaries) then a rotation operation that is combined with a flip, decimation, or scaling operation will not execute correctly. Rotation operations must be done in separate passes. These combination operations execute correctly for aligned buffers.

Rotation Engine Position 1:

Unaligned buffer rotation does not execute correctly. Rotation operations combined with flip, scaling, or decimation do not execute correctly. Only simple aligned rotation is supported.

**Workaround**

Rotation Engine Position 0:

When processing 'ps' and 'as' buffers that are unaligned (buffers are not aligned to block boundaries) then a rotation operation that is combined with a flip, decimation, or scaling operation will not execute correctly. Rotation operations must be done in separate passes. These combination operations execute correctly for aligned buffers.

Rotation Engine Position 1:

Unaligned buffer rotation does not execute correctly. Rotation operations combined with flip, scaling, or decimation do not execute correctly. Only simple aligned rotation is supported.

**ERR008153: PXP: Rotation1 Engine format support limitation****Description**

Rotation of data in YUV420 format does not work correctly.

**Workaround**

Do not use rotation of data in YUV420 format

**ERR008335: PXP: store engine is writing data when working in block mode and block size=16****Description**

The PXP store engine writes data when working in block mode and the block size=16.

As a result, stale data overwrites valid data and the valid data becomes corrupted.

**Workaround**

Restrict block size to size=8 when in block mode.

**ERR011096: SAI: Internal bit clock is not generated when RCR2[BCI]=1 or TCR2[BCI]=1****Description**

When the SAI transmitter or receiver is configured for internal bit clock with BCI = 1, the bit clock is not generated for either of the following two configurations:

- a) SYNC = 00 and BCS = 0
- b) SYNC = 01 and BCS = 1

**Workaround**

When the SAI transmitter or receiver is configured for internal bit clock with BCI=1, use only one of the following two configurations:

- a) SYNC = 01 and BCS = 0
- b) SYNC = 00 and BCS = 1

**ERR011112: System Boot: QSPI/EIM NOR boot failure when the boot image targets OCRAM****Description**

A boot image corruption can result in a boot failure for QSPI/EIM NOR boot devices under specific conditions as described below. The boot failure only occurs if all conditions below are satisfied.

The following i.MX products are affected:

i.MX 6SoloX silicon revision 1.4

i.MX 7Dual/7Solo silicon revision 1.3

Conditions:

There are four specific conditions that result in this boot failure.

- 1) i.MX device with the silicon revision listed above. Earlier silicon revisions are not affected.
- 2) An QSPI/EIM NOR boot device is used.
- 3) The device is a security enabled configuration (SEC\_CONFIG[1] eFUSE is programmed).
- 4) The boot image start address (specified in boot data) targets internal memory on-chip RAM (OCRAM) space.

This issue can result in QSPI/EIM NOR boot failure and possible entry into Serial Downloader mode.

#### Workaround

Because the boot failure only occurs when the boot image start address targets OCRAM space, the recommended workarounds are for users to ensure the NOR boot image runs from DDR or executes in place (XIP). For QSPI boot, the image runs XIP or in DDR, instead of OCRAM.

## ERR010629: USDHC: EMMC HS200/SD SDR104 tuning process may fail based on delay cell number

#### Description

In the eMMC HS200/SD SDR104 tuning process, the tuning process may fail if the first pass delay cell number specified is <10 during the tuning process.

If an internal clock is used as the tuning clock (recommended), then the delay cell number for first pass tuning command will be more than 10. In this case, there is no issue. If a feedback clock from the pad is used as a tuning clock (not recommended), then it is possible that the delay cell number for first pass tuning command will be less than 10. In this case, the tuning process will fail because the tuning state will judge the tuning window one cycle before the tuning window is calculated.

#### Workaround

If the tuning process fails because the first pass delay cell number specified is less than 10, the USDHC\_TUNING\_CTRL[TUNING\_START\_TAP] field should be set to 10.

## ERR010574: Watchdog: A watchdog timeout or software trigger will not reset the SOC

#### Description

When the watchdog reset is asserted by software or a timeout, the chip reset sequence is started but does not complete.

#### Workaround

Option 1: Hardware implementation of power-on-reset (POR)

Use the pin muxing capability to route the desired WDOG\_B signal to an external signal. That external signal must then be connected at the board level to an active-low power-on control (PWRON) of the PMIC. When WDOG\_B is driven low (by a watchdog timeout or by software), this will cause the Power Management IC (PMIC) to cycle power causing a system-level power-on-reset.

Option 2: Use SRC\_A7RCR0[A7\_CORE\_POR\_RESET0] to reset the ARM A7.

This workaround works well for DDR3/DDR3L, but does not work with LPDDR2. LPDDR2 access may fail after the ARM reboots because the LPDDR2 has no dedicated reset pin as with DDR3/DDR3L.

Option 3: Use the SNVS LPCR register to turn off the system power

Set the SNVS\_LPCR[TOP] bit through software. Asserting this bit causes a signal to be sent to the PMIC to turn off the system power. This bit will clear after power is off. This bit is only valid when the Dumb PMIC mode is enabled (SNVS\_LPCR[DP\_EN]=1).

This option will work even if the WDOG\_B is not connected to the PMIC power-on request (PWRON). This option will work with either DDR3 or LPDDR2 because the board-level power is maintained.

# Legal information

## Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

## Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Suitability for use in automotive applications** — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© NXP B.V. 2023.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 3/2023

Document identifier: IMX7DS\_3N09P