

Mask Set Errata for Mask 1N52N

This report applies to mask 1N52N for these products:

- K32L2A41VLL1A
- K32L2A31VLL1A
- K32L2A41VLH1A
- K32L2A31VLH1A

Table 1. Errata and Information Summary

Erratum ID	Erratum Title
ERR050117	FAC: Execute-only access control feature has been deprecated
ERR009464	FIRC: A transfer error is received when writing to the SCG_FIRCSTAT register
ERR009380	FlexIO: Reading FlexIO register when FlexIO functional clock is disabled results in a bus hang
ERR009364	LPI2C: HS-mode signal on Repeated START uses Fast mode timing for the (Repeated) START hold time
ERR009365	LPI2C: Master does not always end the transfer when the NACK detect flag is set

Table 2. Revision History

Revision	Changes
11Sep2019	Initial revision

ERR050117: FAC: Execute-only access control feature has been deprecated

Description: The FAC feature is no longer recommended for use.

Workaround: Do not program the XACCn registers to use the FAC feature.



ERR009464: FIRC: A transfer error is received when writing to the SCG_FIRCSTAT register

Description: When writing to the SCG_FIRCSTAT register, a transfer error occurs that causes the code execution to stall at the write point. The SCG_FIRCSTAT register is used to trim FIRC, which is already trimmed at the factory.

Workaround: Do not use the SCG_FIRCSTAT register to trim FIRC as it is already trimmed at the factory.

ERR009380: FlexIO: Reading FlexIO register when FlexIO functional clock is disabled results in a bus hang

Description: Accessing a FlexIO register when the FlexIO functional clock is disabled (the clock source configured to 0 in PCC_FLEXIO0[PCS], or the selected clock source is disabled) will hang the bus and the access will stall forever.

Workaround: Always enable the FlexIO functional clock before accessing any FlexIO register.

ERR009364: LPI2C: HS-mode signal on Repeated START uses Fast mode timing for the (Repeated) START hold time

Description: The internal HS-mode signal on Repeated START updates after the (Repeated) START hold time, which causes the (Repeated) START hold time to use the Fast mode timing in LPI2Cx_MCCR0 instead of the HS-mode timing in LPI2Cx_MCCR1. This action only affects the (Repeated) START hold time and only on a Repeated START, that initiates HS-mode. It does not affect the subsequent HS-mode data transfer. This issue occurs when the first START is at the normal speed and the second START is in the HS-mode.

Workaround: This issue only lengthens a hold time delay in HS mode and does not affect the HS mode protocol.

ERR009365: LPI2C: Master does not always end the transfer when the NACK detect flag is set

Description: When the NACK detect flag is set, the LPI2C master should terminate the existing transfer and block a new transfer until the flag clears. However, when the NACK detect flag is set, and a Repeated START is queued as the next operation, then the LPI2C Master does not terminate the transfer and instead continues the transfer until a STOP condition is sent. This satisfies the requirement of the I2C specification, but does not halt the transfer when it detects an unexpected NACK.

Workaround: Confirm that both the NACK detect flag (NDF) and the end packet flag (EPF) in the LPI2Cx_MSR register are set before clearing the NACK detect flag. When both flags are set, write a STOP condition generation command (0x3FF) to the Transmit Data register and then clear the flags.

How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.

