Mask Set Errata for Mask 0N51R

This report applies to mask 0N51R for these products:

- MKL82Z128VMC7
- MKL82Z128VLK7
- MKL82Z128VMP7

### Table 1. Errata and Information Summary

<table>
<thead>
<tr>
<th>Erratum ID</th>
<th>Erratum Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERR050117</td>
<td>FAC: Execute-only access control feature has been deprecated</td>
</tr>
<tr>
<td>ERR009407</td>
<td>LTC: Writing individual bytes of PKHA RAM will cause adjacent bytes within the same 32-bit word to be corrupted.</td>
</tr>
<tr>
<td>ERR007735</td>
<td>MCG: IREFST status bit may set before the IREFS multiplexor switches the FLL reference clock</td>
</tr>
<tr>
<td>ERR009865</td>
<td>PMC: Current increases in VLPS mode when PMC_REGSC[5] bit is not cleared</td>
</tr>
<tr>
<td>ERR009462</td>
<td>QuadSPI: DQS Learning/Calibration does not supports concurrent read transactions</td>
</tr>
<tr>
<td>ERR009650</td>
<td>QuadSPI: Not all QuadSPI implementations supported</td>
</tr>
<tr>
<td>ERR009461</td>
<td>QuadSPI: Read data errors may occur with data learning in 4x sampling method</td>
</tr>
<tr>
<td>ERR009627</td>
<td>ROM Bootloader: Cannot boot into QuadSPI DDR mode</td>
</tr>
<tr>
<td>ERR009879</td>
<td>ROM Bootloader: User code may fail to transition to FEE clock mode after booting from ROM</td>
</tr>
<tr>
<td>ERR009658</td>
<td>SPI: Inconsistent loading of shift register data into the receive FIFO following an overflow event</td>
</tr>
<tr>
<td>ERR009857</td>
<td>TPM: TPM1 and TPM2 cannot function when TPM0 clock is gated off and SIM_SOPT2[TPMSRC] is set to 1</td>
</tr>
<tr>
<td>ERR009646</td>
<td>WDOG: Unexpected watchdog behavior on LLS exit</td>
</tr>
</tbody>
</table>

### Table 2. Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>24Nov2015</td>
<td>Initial release</td>
</tr>
<tr>
<td>03APR2020</td>
<td>The following errata were added.</td>
</tr>
</tbody>
</table>
Table 2. Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(ERR050117, ERR009650)</td>
</tr>
</tbody>
</table>

ERR050117: FAC: Execute-only access control feature has been deprecated

Description: The FAC feature is no longer recommended for use.

Workaround: Do not program the XACCn registers to use the FAC feature.

ERR009407: LTC: Writing individual bytes of PKHA RAM will cause adjacent bytes within the same 32-bit word to be corrupted.

Description: In LTC containing PKHA, the PKHA RAM is written from a 32-bit interface. Normally, each write consists of 4 bytes of data to be written. However, for writes of only 1-3 bytes, the non-written bytes within the same word will be overwritten with incorrect data.

Workaround: Always write all 32-bits of any word within PKHA RAM. If modifying an individual byte within a word of PKHA RAM is required, first read the full word, merge in the byte(s) to be written, then write back the entire new word.

ERR007735: MCG: IREFST status bit may set before the IREFS multiplexor switches the FLL reference clock

Description: When transitioning from MCG clock modes FBE or FEE to either FBI or FEI, the MCG_S[IREFST] bit will set to 1 before the IREFS clock multiplexor has actually selected the slow IRC as the reference clock. The delay before the multiplexor actually switches is:

2 cycles of the slow IRC + 2 cycles of OSCERCLK

In the majority of cases this has no effect on the operation of the device.

Workaround: In the majority of applications no workaround is required. If there is a requirement to know when the IREFS clock multiplexor has actually switched, and OSCERCLK is no longer being used by the FLL, then wait the equivalent time of:

2 cycles of the slow IRC + 2 cycles of OSCERCLK

after MCG_S[IREFST] has been set to 1.

ERR009865: PMC: Current increases in VLPS mode when PMC_REGSC[5] bit is not cleared

Description: The default value of Bit 5 of the PMC_REGSC register is set to 1 which results in the current increasing in VLPS mode. To obtain normal current in VLPS mode, this bit must be cleared.
Workaround: Clear the PMC_REGSC[5] bit to obtain normal current in VLPS mode.

ERR009462: QuadSPI: DQS Learning/Calibration does not support concurrent read transactions

Description: Learning/calibration in DQS sampling method is semi-automated. Coarse and fine delay values (configured using QuadSPI_MCR[SCLKCFG] and QuadSPI_SOCCR respectively) are changed to test whether the learning patterns are passing or failing. During this time if concurrent read transactions from DMA or other master occurs, it might result in incorrect read data from flash.

Workaround: It must be ensured that while this calibration is ongoing no other accesses to QuadSPI must be done.

ERR009650: QuadSPI: Not all QuadSPI implementations supported

Description: The following QuadSPI implementation is not supported:
- two separate QuadSPI/Dual Die flash in DDR mode with DQS.

Workaround: Use one of the following QuadSPI implementations which are supported:
- two separate QuadSPI/Dual Die flash in SDR or DDR mode without DQS
- Spansion HyperFlash™ NOR memory
- Octal Flash (SDR or DDR)
- Single Die Flash (SDR or DDR)

ERR009461: QuadSPI: Read data errors may occur with data learning in 4x sampling method

Description: Data learning using 4x Sampling method may select a sampling point which is marginal. A marginal sampling point occurs when the sampling point is located on the edge of the valid sampling window. A marginal sampling point may return a positive comparison of the data learning pattern but small variations in voltage and temperature during the same read transaction may result in data errors, since the sampling point is not properly located inside the valid sampling window.

Workaround: There are two options:
- Internal DQS method allows to perform data learning as described on the Reference Manual.
- If 4x Sampling method is used, data learning should not be used and a fixed sampling point must be selected.
ERR009627: ROM Bootloader: Cannot boot into QuadSPI DDR mode

Description: Certain fields required to configure QuadSPI for DDR mode are not able to be set by the ROM Bootloader. Thus a workaround is required for the application image for the ROM to boot into DDR mode.

Workaround: When writing an application image to QuadSPI, a piece of code must first be loaded and executed from RAM to configure QuadSPI DDR mode before using the ROM Bootloader to write the image to QuadSPI. When booting from QuadSPI, the QuadSPI configuration block must be located in internal Flash memory and the application must start executing from internal Flash in order to configure QuadSPI DDR mode before jumping to a QuadSPI address. The KBLQSPIUG has more information on this setup.

ERR009879: ROM Bootloader: User code may fail to transition to FEE clock mode after booting from ROM

Description: In some cases, user code may fail to transition to FEE clock mode after booting with the ROM bootloader. The issue occurs when all of the following conditions are met:

1) FOPT[BOOTSRC_SEL] is configured to 0'b11, and
2) The 'enabledPeripherals' BCA field (offset address 0x10) enables the USB peripheral.

Workaround: There are three workarounds:

1) Configure FOPT[BOOTSRC_SEL] to 0'b00 or 0'b10;
2) Configure the 'enabledPeripherals' BCA field (offset address 0x10) to disable USB if using the FOPT[BOOTSRC_SEL] = 0'b11 option. For example, when booting from ROM and the QuadSPI is not being configured, then the ROM code must disable the USB;
3) Ensure that the user code does not transition the clock to FEE mode if FOPT[BOOTSRC_SEL] = 0'b11 and the 'enabledPeripherals' BCA field enables USB. For example, when booting from ROM and the ROM code enables the USB, then afterward the user code must not transition the clock to FEE mode.

ERR009658: SPI: Inconsistent loading of shift register data into the receive FIFO following an overflow event

Description: In the Serial Peripheral Interface (SPI) module, when both the receive FIFO and shift register are full (Receive FIFO Overflow Flag bit in Status Register is set (SR[RFOF] = 0b1)) and then the Clear Rx FIFO bit in Module Configuration Register (MCR[CLR_RXF]) is asserted to clear the receive FIFO, shift register data is sometimes loaded into the receive FIFO after the clear operation completes.

Workaround: 1. Avoid a receive FIFO overflow condition (SR[RFOF] should never be 0b1). To do this, monitor the RX FIFO Counter field of the Status Register (SR[RXCTR]) which indicates the number of entries in receive FIFO and clear before the counter equals the FIFO depth.
2. Alternatively, after every receive FIFO clear operation (MCR[CLR_RXF] = 0b1) following a receive FIFO overflow (SR[RFOF] = 0b1) scenario, perform a single read from receive FIFO and discard the read data.
ERR009857: TPM: TPM1 and TPM2 cannot function when TPM0 clock is gated off and SIM_SOPT2[TPMSRC] is set to 1

**Description:** When SIM_SOPT2[TPMSRC] is set to 1 and TPM0 clock is gated off by SIM_SCGC6[TPM0], TPM1 and TPM2 cannot function.

**Workaround:** To ensure TPM1 and TPM2 count function properly, enable TPM0 by setting SIM_SCGC6[TPM0] to 1.

ERR009646: WDOG: Unexpected watchdog behavior on LLS exit

**Description:** When exiting LLS mode, the watchdog counter can increment in some cases. This can cause the watchdog to timeout earlier than expected in applications where the watchdog is enabled and LLS mode is used.

**Workaround:** When entering or exiting from LLS mode, refresh watchdog to avoid triggering timeout event.