

## Mask Set Errata for Mask 1N36S

This report applies to mask 1N36S for these products:

- MKE1xZ256VLL7
- MKE1xZ256VLH7
- MKE1xZ128VLL7
- MKE1xZ128VLH7

**Table 1. Errata and Information Summary**

Erratum ID	Erratum Title
ERR050117	FAC: Execute-only access control feature has been deprecated
ERR009380	FlexIO: Reading FlexIO register when FlexIO functional clock is disabled results in a bus hang
ERR050170	GPIO glitch possible during power up and power down
ERR010364	LPI2C: LPI2C sends a STOP condition if transmit FIFO is empty on the completion of a master-receive transfer
ERR050181	LPIT CVAL cannot be read correctly during timer running
ERR010527	LPUART: Setting and immediately clearing SBK bit can result in transmission of two break characters
ERR010355	PWT : Read/write reserved address (40056008~40056fff) won't result in hard fault interrupt
ERR010536	WDOG: After getting RCS assertion by polling, 4 LPO clock-time delay is the minimum requirement before the next block

**Table 2. Revision History**

Revision	Changes
0	Initial revision
1	The following erratum was added. <ul style="list-style-type: none"><li>• ERR010355</li></ul>
2	The following errata were added. <ul style="list-style-type: none"><li>• ERR050117</li></ul>

*Table continues on the next page...*



**Table 2. Revision History (continued)**

Revision	Changes
	<ul style="list-style-type: none"><li>• ERR050180</li><li>• ERR050181</li></ul> <p>The following erratum was revised.</p> <ul style="list-style-type: none"><li>• ERR010364</li></ul>
06Jul2020	<p>The following erratum was removed.</p> <ul style="list-style-type: none"><li>• ERR050180</li></ul> <p>The following erratum was added.</p> <ul style="list-style-type: none"><li>• ERR050170</li></ul>

**ERR050117: FAC: Execute-only access control feature has been deprecated**

**Description:** The FAC feature is no longer recommended for use.

**Workaround:** Do not program the XACCn registers to use the FAC feature.

**ERR009380: FlexIO: Reading FlexIO register when FlexIO functional clock is disabled results in a bus hang**

**Description:** Accessing a FlexIO register when the FlexIO functional clock is disabled (the clock source configured to 0 in PCC\_FLEXIO0[PCS], or the selected clock source is disabled) will hang the bus and the access will stall forever.

**Workaround:** Always enable the FlexIO functional clock before accessing any FlexIO register.

**ERR050170: GPIO glitch possible during power up and power down**

**Description:** During power up and power down, specific groups of pins can be inadvertently pulled high while Vdd rises up to or decays below the Vpor level. The specific groups must have an internal or external pull-up resistor on at least one pin in the group for the glitch to occur. There are 14 pins in total that can have this behavior during power up and power down, including Group A: PTA2, PTA3, PTB12, PTC6, PTC7, PTD2, PTD3, PTD4; and Group B: PTB0, PTB1, PTB13, PTB14, PTE2, PTE6. In Group A, PTD3/NMI has an internal pull-up resistor (typical 40kOhm) enabled during power up and power down, while in Group B, there is no such internal pull-up resistor enabled by default.

**Workaround:** Use one or more of the following workarounds.

1. Do not use pins in the affected groups for critical active-high output functions.
2. Avoid using external pull-up resistors on pins within Group B if any of these pins are used for critical active-high output functions.

3. A pull-down resistor added to a pin within the impacted pin group can reduce the glitch strength for all pins in the group, as the pull-down resistor acts as a voltage divider. Given that the maximum voltage of the glitch is  $V_{por}$ , pull-up resistor is  $R_{pu}$ , pull-down resistor is  $R_{pd}$ , then the reduced glitch magnitude on the given pin would be:  $V_{por} * R_{pd} / (R_{pu} + R_{pd})$ . For example, given the typical 40kOhm internal pull-up resistor on the PTD3/NMI pin, a 10kOhm pull-down resistor on any of the impacted pins in Group A will attenuate the magnitude of the glitch on these pins to:  $2.0V * 10k / (40k + 10k) = 0.4V$ .

#### **ERR010364: LPI2C: LPI2C sends a STOP condition if transmit FIFO is empty on the completion of a master-receive transfer**

**Description:** If the transmit FIFO is empty at the end of a master receive transfer and the AUTOSTOP (MCFGR1[AUTOSTOP]) bit in the Master Configuration Register 1 is clear, the LPI2C master sends a STOP condition before the next repeated START condition.

**Workaround:** Use software or DMA to queue up the subsequent transfer in the transmit FIFO before the completion of the master-receive transfer.

#### **ERR050181: LPIT CVAL cannot be read correctly during timer running**

**Description:** Customer reported a LPIT CVAL reading issue, that CVAL cannot be read correctly during timer running.

The root cause per IP owner feedback is:

The LPIT implements a functional clock domain for the counter and a bus clock domain for the register interface. The CVAL register increments on each clock cycle, but reading the register value is not synchronized when it changes clock domains. This can result in the CVAL register not being read correctly (eg: read returns some bits from previous cycle and some bits from next cycle).

**Workaround:** While the timer is running, CVALn register reads may not return the real value. If the timer value needs to be read, read it during an LPIT interrupt service routine.

#### **ERR010527: LPUART: Setting and immediately clearing SBK bit can result in transmission of two break characters**

**Description:** When the LPUART transmitter is idle (LPUART\_STAT[TC]=1), two break characters may be sent when using LPUART\_CTRL[SBK] to send one break character. Even when LPUART\_CTRL[SBK] is set to 1 and cleared (set to 0) immediately.

**Workaround:** To queue a single break character via the transmit FIFO, set LPUART\_DATA[FRETSC]=1 with data bits LPUART\_DATA[T9:T0]=0.

#### **ERR010355: PWT : Read/write reserved address (40056008~40056fff) won't result in hard fault interrupt**

**Description:** PWT : Read/write reserved address (40056008~40056fff) won't result in hard fault interrupt



**Workaround:** Not writing to reserved address (40056008~40056fff).

**ERR010536: WDOG: After getting RCS assertion by polling, 4 LPO clock-time delay is the minimum requirement before the next block**

**Description:** WDOG cannot be unlocked if the unlock magic word are executed immediately after the RCS assert.

**Workaround:** After getting RCS assertion by polling, 4 LPO clock-time delay is the minimum requirement before next block.

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2020 NXP B.V.

