Mask Set Errata for Mask 1N72K

This report applies to mask 1N72K for these products:
- MKV46F128VLH16
- MKV46F128VLL16
- MKV46F256VLH16
- MKV46F256VLL16
- MKV44F256VLL16
- MKV44F256VLH16
- MKV44F128VLL16
- MKV44F128VLH16
- MKV44F64VLH16
- MKV42F256VLL16
- MKV42F256VLH16
- MKV42F128VLL16
- MKV42F128VLH16
- MKV42F64VLH16

### Table 1. Errata and Information Summary

<table>
<thead>
<tr>
<th>Erratum ID</th>
<th>Erratum Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>e8992</td>
<td>AWIC: Early NMI wakeup not detected upon entry to stop mode from VLPR mode</td>
</tr>
<tr>
<td>e6990</td>
<td>CJTAG: possible incorrect TAP state machine advance during Check Packet</td>
</tr>
<tr>
<td>e6939</td>
<td>Core: Interrupted loads to SP can cause erroneous behavior</td>
</tr>
<tr>
<td>e6940</td>
<td>Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used</td>
</tr>
<tr>
<td>e7352</td>
<td>DSPI: reserved bits in slave CTAR are writable</td>
</tr>
<tr>
<td>e50117</td>
<td>FAC: Execute-only access control feature has been deprecated</td>
</tr>
<tr>
<td>e8341</td>
<td>FlexCAN: Entering Freeze Mode or Low Power Mode from Normal Mode can cause the FlexCAN module to stop operating.</td>
</tr>
<tr>
<td>e10373</td>
<td>FTFA: Flash Access Control do not protect the flash from read access correctly</td>
</tr>
<tr>
<td>e10384</td>
<td>FTFA: For MCUs prior to work week 29 of 2016, FSEC[MEEN] = 10 disables Mass Erase only when the MCU is secured</td>
</tr>
<tr>
<td>e9601</td>
<td>I2C: IICIF bit in the I2C Status Register isn't set properly under certain conditions after low power recovery.</td>
</tr>
<tr>
<td>e7993</td>
<td>MCG: FLL frequency may be incorrect after changing the FLL reference clock</td>
</tr>
</tbody>
</table>

*Table continues on the next page...*
Table 1. Errata and Information Summary (continued)

<table>
<thead>
<tr>
<th>Erratum ID</th>
<th>Erratum Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>e7735</td>
<td>MCG: IREFST status bit may set before the IREFS multiplexor switches the FLL reference clock</td>
</tr>
<tr>
<td>e7914</td>
<td>PIT: After enabling the Periodic Interrupt Timer (PIT) clock gate, an attempt to immediately enable the PIT module may not be successful.</td>
</tr>
<tr>
<td>e9953</td>
<td>Possible incorrect readings on second ADC conversion when sampling two ADC channels and first channel input voltage &lt; VREFL or &gt; VREFH</td>
</tr>
<tr>
<td>e9682</td>
<td>SPI: Inconsistent loading of shift register data into the receive FIFO following an overflow event</td>
</tr>
<tr>
<td>e4647</td>
<td>UART: Flow control timing issue can result in loss of characters if FIFO is not enabled</td>
</tr>
<tr>
<td>e2580</td>
<td>UART: Start bit sampling not compliant with LIN 2.1 specification</td>
</tr>
</tbody>
</table>

Table 2. Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 JUN 2016</td>
<td>The following errata were added.</td>
</tr>
<tr>
<td></td>
<td>e8992</td>
</tr>
<tr>
<td></td>
<td>e9432</td>
</tr>
<tr>
<td></td>
<td>e8341</td>
</tr>
<tr>
<td></td>
<td>e10373</td>
</tr>
<tr>
<td></td>
<td>e10384</td>
</tr>
<tr>
<td></td>
<td>e9601</td>
</tr>
<tr>
<td></td>
<td>e9953</td>
</tr>
<tr>
<td></td>
<td>e9682</td>
</tr>
<tr>
<td>11 July 2019</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The following errata were added.</td>
</tr>
<tr>
<td></td>
<td>• e50117</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>The following errata were revised.</td>
</tr>
<tr>
<td></td>
<td>• e6940</td>
</tr>
<tr>
<td></td>
<td>• e6939</td>
</tr>
</tbody>
</table>

**e8992:** AWIC: Early NMI wakeup not detected upon entry to stop mode from VLPR mode

**Description:** Upon entry into VLPS from VLPR, if NMI is asserted before the VLPS entry completes, then the NMI does not generate a wakeup to the MCU. However, the NMI interrupt will occur after the MCU wakes up by another wake-up event.

**Workaround:** There are two workarounds:

1) First transition from VLPR mode to RUN mode, and then enter into VLPS mode from RUN mode.
2) Assert NMI signal for longer than 16 bus clock cycles.

**e6990: CJTAG: possible incorrect TAP state machine advance during Check Packet**

**Description:** While processing a Check Packet, the IEEE 1149.7 module (CJTAG) internally gates the TCK clock to the CJTAG Test Access Port (TAP) controller in order to hold the TAP controller in the Run-Test-Idle state until the Check Packet completes. A glitch on the internally gated TCK could occur during the transition from the Preamble element to the first Body element of Check Packet processing that would cause the CJTAG TAP controller to change states instead of remaining held in Run-Test-Idle.

If the CJTAG TAP controller changes states during the Check Packet due to the clock glitch, the CJTAG will lose synchronization with the external tool, preventing further communication.

**Workaround:** To prevent the possible loss of JTAG synchronization, when processing a Check Packet, provide a logic 0 value on the TMS pin during the Preamble element to avoid a possible glitch on the internally gated TCK clock.

**e6939: Core: Interrupted loads to SP can cause erroneous behavior**

**Description:** Arm Errata 752770: Interrupted loads to SP can cause erroneous behavior

This issue is more prevalent for user code written to manipulate the stack. Most compilers will not be affected by this, but please confirm this with your compiler vendor. MQX™ and FreeRTOS™ are not affected by this issue.

**Affects:** Cortex-M4, Cortex-M4F

**Fault Type:** Programmer Category B

**Fault Status:** Present in: r0p0, r0p1 Open.

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), erroneous behavior can occur. In all cases, returning from the interrupt will result in the load instruction being executed an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The affected instructions that can result in the load transaction being repeated are:

1) LDR SP,[Rn],#imm
2) LDR SP,[Rn,#imm]!
3) LDR SP,[Rn,#imm]
4) LDR SP,[Rn]
5) LDR SP,[Rn,Rm]

The affected instructions that can result in the stack-pointer being loaded from an incorrect memory address are:

1) LDR SP,[Rn],#imm
2) LDR SP,[Rn,#imm]!

**Conditions:**

1) An LDR is executed, with SP/R13 as the destination.
2) The address for the LDR is successfully issued to the memory system.

3) An interrupt is taken before the data has been returned and written to the stack-pointer.

Implications:

Unless the load is being performed to Device or Strongly-Ordered memory, there should be no implications from the repetition of the load. In the unlikely event that the load is being performed to Device or Strongly-Ordered memory, the repeated read can result in the final stack-pointer value being different than had only a single load been performed.

Interruption of the two write-back forms of the instruction can result in both the base register value and final stack-pointer value being incorrect. This can result in apparent stack corruption and subsequent unintended modification of memory.

Workaround: Most compilers are not affected by this, so a workaround is not required.

However, for hand-written assembly code to manipulate the stack, both issues may be worked around by replacing the direct load to the stack-pointer, with an intermediate load to a general-purpose register followed by a move to the stack-pointer.

If repeated reads are acceptable, then the base-update issue may be worked around by performing the stack pointer load without the base increment followed by a subsequent ADD or SUB instruction to perform the appropriate update to the base register.

e6940: Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

Description: Arm Errata 709718: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

Affects: Cortex-M4F

Fault Type: Programmer Category B

Fault Status: Present in: r0p0, r0p1 Open.

On Cortex-M4 with FPU, the VDIV and VSQRT instructions take 14 cycles to execute. When an interrupt is taken a VDIV or VSQRT instruction is not terminated, and completes its execution while the interrupt stacking occurs. If lazy context save of floating point state is enabled then the automatic stacking of the floating point context does not occur until a floating point instruction is executed inside the interrupt service routine.

Lazy context save is enabled by default. When it is enabled, the minimum time for the first instruction in the interrupt service routine to start executing is 12 cycles. In certain timing conditions, and if there is only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction might not write its result to the register bank or to the FPSCR.

Workaround: A workaround is only required if the floating point unit is present and enabled. A workaround is not required if the memory system inserts one or more wait states to every stack transaction.

There are two workarounds:

1) Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCR at address 0xE000EF34).

2) Ensure that every interrupt service routine contains more than 2 instructions in addition to the exception return instruction.
e7352: DSPI: reserved bits in slave CTAR are writable

**Description:** When the Deserial/Serial Peripheral Interface (DSPI) module is operating in slave mode (the Master [MSTR] bit of the DSPI Module Configuration Register [DSPIx_MCR] is cleared), bits 10 to 31 (31 = least significant bit) of the Clock and Transfer Attributes Registers (DSPIx_CTARx) should be read only (and always read 0). However, these bits are writable, but setting any of these bits to a 1 does not change the operation of the module.

**Workaround:** There are two possible workarounds.

1. **Workaround 1:** Always write zeros to the reserved bits of the DSPIx_CTARn_SLAVE (when operating in slave mode).
2. **Workaround 2:** Mask the reserved bits of DSPIx_CTARn_SLAVE when reading the register in slave mode.

---

e50117: FAC: Execute-only access control feature has been deprecated

**Description:** The FAC feature is no longer recommended for use.

**Workaround:** Do not program the XACCn registers to use the FAC feature.

---

e8341: FlexCAN: Entering Freeze Mode or Low Power Mode from Normal Mode can cause the FlexCAN module to stop operating.

**Description:** In the Flexible Controller Area Network (FlexCAN) module, if the Freeze Enable bit (FRZ) in the Module Configuration Register (MCR) is asserted and the Freeze Mode is requested by asserting the Halt bit (HALT) in MCR, in some cases, the Freeze Mode Acknowledge bit (FRZACK) in the MCR may never be asserted.

In addition, the Low-Power Mode Acknowledge bit (LPMACK) in the MCR may never be asserted in some cases when the Low-Power Mode is requested.

Under the two scenarios described above, the loss of ACK assertion (FRZACK, LPMACK) causes a lock condition. A soft reset action is required in order to remove the lock condition.

The change from Normal Mode to Low-Power Mode cannot be done directly. Instead, first change mode from Normal to Freeze Mode, and then from Freeze to Low-Power Mode.

**Workaround:** To avoid the lock condition, the following procedures must be used:

1. **Procedure to enter in Freeze Mode:**
   1. Set both the Freeze Enable bit (FRZ) and the Halt bit (HALT) in the Module Control Register (MCR).
   2. Check if the Module Disable bit (MDIS) in MCR register is set. If yes, clear the MDIS bit.
   3. Poll the MCR register until the Freeze Mode Acknowledge bit (FRZACK) in MCR is set or the timeout is reached (see NOTE below).
   4. If the Freeze Mode Acknowledge bit (FRZACK) is set, no further action is required. Skip steps 5 to 8.
   5. If the timeout is reached because the Freeze Mode Acknowledge bit (FRZACK) is still cleared, then set the Soft Reset bit (SOFTRST) in MCR.
6. Poll the MCR register until the Soft Reset bit (SOFTRST) bit is cleared.
7. Reconfigure the Module Control Register (MCR)
8. Reconfigure all the Interrupt Mask Registers (IMASKn).

After Step 8, the module will be in Freeze Mode.

NOTE: The minimum timeout duration must be equivalent to:

a) 730 CAN bits if the CAN FD Operation Enable bit (FDEN) in MCR is set (CAN bits calculated at arbitration bit rate),

b) 180 CAN bits if the FDEN bit is cleared.

B) Procedure to enter in Low-Power Mode:
1. Enter in Freeze Mode (execute the procedure A).
2. Request the Low-Power Mode.
3. Poll the MCR register until the Low-Power Mode Acknowledge (LPMACK) bit in MCR is set.

e10373: FTFA: Flash Access Control do not protect the flash from read access correctly

Description: For MCUs prior to work week 29 of 2016, the KV4x MCU with 256 kbytes of Flash have incorrect FAC protection functionality and incorrect segment size.

Instead of 64 bits protecting the Flash, only the lower 32 bits are used. Therefore each FAC protection register bit protects 8 KB of flash (256 KB divided by 32 segments) instead of the expected 4 KB segment. Writing to FAC bits XA[63:32] has no effect on Flash protection.

Workaround: To protect any of the 32 flash segments of the 256 KB flash, clear bits in FAC Program Once IFR space XA[31:0]. For example, setting XA[31:0] = 0x7FFFFFFF protects the 8KB flash region from 0x0003E000 to 0x0003FFFF on 256 KB Flash parts.

If correct operation of this feature is required, please obtain MCUs manufactured during work week 29 of 2016 or later.

You can read the Flash Version ID via the Read Resource Flash command or look at the date code marked on the device to confirm the availability of the features referenced above.

- Flash Version ID 08.00.05.00 or higher indicates the features are correct.
- Date Code 1629 (YYWW) or FC (YW) and later indicates the features are available.

Note: The last line marked on the part contains the date code.

- For parts with 8 characters on the last line, the date code is characters 4-7
- For parts with 6 characters on the last line, the date code is characters 4-5
- For parts with 5 characters on the last line, the date code is characters 3-4

e10384: FTFA: For MCUs prior to work week 29 of 2016, FSEC[MEEN] = 10 disables Mass Erase only when the MCU is secured

Description: MCUs manufactured prior to work week 29 of 2016 do not have the following features:

1) FSEC[MEEN] = 10 disables Mass Erase in all MCU operations including
   a) debug mode using MDM-AP
b) internal Erase all block commands
2) Flash commands
   a) 0x4A Read 1s All Execute only Segments
   b) 0x4B Erase All Execute-only Segments

**Workaround:** If these features are required, please obtain MCUs manufactured during work week 29 of 2016 or later.

Read the Flash Version ID via the Read Resource Flash command or look at the date code marked on the device to confirm the availability of the features referenced above.

- Flash Version ID 08.00.05.00 or higher indicates the features are correct.
- Date Code 1629 (YYWW) or FC (YW) and later indicates the features are correct.

Note: The last line marked on the part contains the date code.

- For parts with 8 characters on the last line, the date code is characters 4-7
- For parts with 6 characters on the last line, the date code is characters 4-5
- For parts with 5 characters on the last line, the date code is characters 3-4

**e9601:** IICIF bit in the I2C Status Register isn't set properly under certain conditions after low power recovery.

**Description:** The IICIF bit in the I2C Status Register indicating an address match and a pending interrupt will not be set if recovering from a low power mode and the Bus Clock is less than ¼ of the Core Clock. Only the TCF flag will be set.

**Workaround:** When recovering from LLSx/VLLSx modes, the Asynchronous Wake-up Interrupt Controller (AWIC) correctly identifies the source of wakeup and can be used to confirm valid I2C addressing. For other low power modes, the TCF flag in conjunction with a software semaphore that establishes recovery from low power modes can be used to determine address match.

**e7993:** MCG: FLL frequency may be incorrect after changing the FLL reference clock

**Description:** When the FLL reference clock is switched between the internal reference clock and the external reference clock, the FLL may jump momentarily or lock at a higher than configured frequency. The higher FLL frequency can affect any peripheral using the FLL clock as its input clock. If the FLL is being used as the system clock source, FLL Engaged Internal (FEI) or FLL Engaged External (FEE), the maximum system clock frequency may be exceeded and can cause indeterminate behavior.

Only transitions from FLL External reference (FBE, FEE) to FLL Internal reference (FBI, FEI) modes and vice versa are affected. Transitions to and from BLPI, BLPE, or PLL clock modes (if supported) are not affected because they disable the FLL. Transitions between the external reference modes or between the internal reference modes are not affected because the reference clock is not changed.
Workaround: To prevent the occurrence of this jump in frequency either the MCG_C4[DMX32] bit must be inverted or the MCG_C4[DRST_DRS] bits must be modified to a different value immediately before the change in reference clock is made and then restored back to their original value after the MCG_S[IREFST] bit reflects the selected reference clock.

If you want to change the MCG_C4[DMX32] or MCG_C4[DRST_DRS] to new values along with the reference clock, the sequence described above must be performed before setting these values to the new value(s).

e7735: MCG: IREFST status bit may set before the IREFS multiplexor switches the FLL reference clock

Description: When transitioning from MCG clock modes FBE or FEE to either FBI or FEI, the MCG_S[IREFST] bit will set to 1 before the IREFS clock multiplexor has actually selected the slow IRC as the reference clock. The delay before the multiplexor actually switches is:

\[ 2 \text{ cycles of the slow IRC} + 2 \text{ cycles of OSCERCLK} \]

In the majority of cases this has no effect on the operation of the device.

Workaround: In the majority of applications no workaround is required. If there is a requirement to know when the IREFS clock multiplexor has actually switched, and OSCERCLK is no longer being used by the FLL, then wait the equivalent time of:

\[ 2 \text{ cycles of the slow IRC} + 2 \text{ cycles of OSCERCLK} \]

after MCG_S[IREFST] has been set to 1.

e7914: PIT: After enabling the Periodic Interrupt Timer (PIT) clock gate, an attempt to immediately enable the PIT module may not be successful.

Description: If a write to the PIT module enable bit (PIT_MCR[MDIS]) occurs within two bus clock cycles of enabling the PIT clock gate in the SIM_CG register, the write will be ignored and the PIT will fail to enable.

Workaround: Insert a read of the PIT_MCR register before writing to the PIT_MCR register. This guarantees a minimum delay of two bus clocks to guarantee the write is not ignored.

e9953: Possible incorrect readings on second ADC conversion when sampling two ADC channels and first channel input voltage < VREFL or > VREFH

Description: When sampling two ADC channels that are time-consecutively listed and from the same ADC block, if the first channel input voltage is slightly less than VREFL or slightly greater than VREFH, incorrect readings on the second conversion may result.

Workaround: Workaround 1: For the ADC pins used for the conversions, ensure that the voltages are between the values \( \text{VREFL} + 0.1 \text{ V} \) and \( \text{VREFH} - 0.1 \text{ V} \).

Workaround 2: Disregard second sample and take third sample.

Workaround 3: In sequential mode, choose second ADC conversion from another ADC block. e.g, if first sample is from ADCA_CHx then choose second from ADCB_CHx and vice versa.
**e9682: SPI: Inconsistent loading of shift register data into the receive FIFO following an overflow event**

**Description:** In the Serial Peripheral Interface (SPI) module, when both the receive FIFO and shift register are full (Receive FIFO Overflow Flag bit in Status Register is set (SR[RFOF] = 0b1)) and then the Clear Rx FIFO bit in Module Configuration Register (MCR[CLR_RXF]) is asserted to clear the receive FIFO, shift register data is loaded into the receive FIFO after the clear operation completes.

**Workaround:**
1. Avoid a receive FIFO overflow condition (SR[RFOF] should never be 0b1). To do this, monitor the RX FIFO Counter field of the Status Register (SR[RXCTR]) which indicates the number of entries in receive FIFO and clear before the counter equals the FIFO depth.
2. Alternatively, after every receive FIFO clear operation (MCR[CLR_RXF] = 0b1) following a receive FIFO overflow (SR[RFOF] = 0b1) scenario, perform a single read from receive FIFO and discard the read data.

**e4647: UART: Flow control timing issue can result in loss of characters if FIFO is not enabled**

**Description:** On UARTx modules with FIFO depths greater than 1, when the /RTS flow control signal is used in receiver request-to-send mode, the /RTS signal is negated if the number of characters in the Receive FIFO is equal to or greater than the receive watermark. The /RTS signal will not negate until after the last character (the one that makes the condition for /RTS negation true) is completely received and recognized. This creates a delay between the end of the STOP bit and the negation of the /RTS signal. In some cases this delay can be long enough that a transmitter will start transmission of another character before it has a chance to recognize the negation of the /RTS signal (the /CTS input to the transmitter).

**Workaround:** Always enable the RxFIFO if you are using flow control for UARTx modules with FIFO depths greater than 1. The receive watermark should be set to seven or less. This will ensure that there is space for at least one more character in the FIFO when /RTS negates. So in this case no data would be lost.

Note that only UARTx modules with FIFO depths greater than 1 are affected. The UARTs that do not have the RxFIFO feature are not affected. Check the Reference Manual for your device to determine the FIFO depths that are implemented on the UARTx modules for your device.

**e2580: UART: Start bit sampling not compliant with LIN 2.1 specification**

**Description:** The LIN 2.1 specification states that start bits should be checked at sample 7, 8, 9, and 10. The UART module checks the start bit at samples 3, 5, and 7 instead.

**Workaround:** Start bits longer than 5/16 of a bit time are guaranteed to be recognized. Start bits shorter than this should not be used with this version of the UART because they might not be recognized.
Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULLINK, ULLINK2, ULLINK-ME, ULLINK-PLUS, ULLINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.