

# **Freescale Semiconductor**

Document Number: MC145574DE Errata Rev. 6, 02/2008

# MC145574 Mask Set G20R1 **Device Errata**

This version of the MC145574 silicon has BR15 mask code = \$11. This errata sheet applies to devices having mask set G20R1.





In NT Terminal mode (mode used in the Smart NT1 application), when the MC145574 is not activated (it transmits Info0 or Info2 and receives Info0 --> no TE connected), there is sometimes corruption on the D channel coming from the TIN pin and going to the DOUT pin.


## Workaround for the MC145574:

None

# Workaround for the Smart NT1 application:

A multiplexor (type 74HC157) should be inserted between the Dout pin of the S/T interface and the Din pin of the U interface. this multiplexor should allow to connect Tin pin of the S/T interface directly to the Din pin of the U interface.

### \* No TE connected:



The D data coming from the 302 are sent directly to the U interface.


## \* TE in connection:

The S/T interface activate the TE (Info4/Info3).

- If there is a communication in the D channel just before the TE connection, it should be completed before switching the mux. There is no possibility for a TE to access to the D channel because the S/T interface sends in the E channel the D data coming from the Tin pin.
- If there is a communication in a B channel just before the TE connection, the mux should be switched immediately, some data will be lost but with no audible effect on a voice communication.



## \* TE connected:



All the 2B+D data coming from the TEs and from the 302+Codecs are processed by the S/T interface and sent to the U interface.

# \* TE in disconnection:

The S/T interface becomes deactivated, it sends Info0 or Info2 and receives Info0.


- If there is a communication in the D channel just before the TE disconnection, it should be completed before switching the mux.
- If there is a communication in a B channel (coming from a Codec) just before the TE disconnection, the mux should be switched immediately, some data will be lost but with no audible effect on a voice communication.



In TE Master mode and IDL long frame (8 or 10 bits), there is a corruption of the B1 channel during the transfer of the B1 data from the IDL bus to the S/T loop.

# Workaround:

Program the S/T interface in TE Master mode and IDL short frame (8 or 10 bits). Use some glue logic to transform the FSYNC short frame into a FSYNC long frame. Then, all the other components connected on the IDL bus will work in IDL long frame format.



Circuit to transform IDL short frame into IDL long frame.



In TE Master mode, IDL TimeSlot Assigner mode and DCL = 2.048 MHz or 2.56 MHz, when Drequest and Dgrant are high, there is no transfer of D data from the IDL bus to the S/T loop for some specific D timeslots.

\* DCL = 2.56 MHz: timeslots \$00 to \$0B --> no problem

timeslots \$0B to \$55 --> no transfer timeslots \$56 to \$9F --> no problem

\* DCL = 2.048 MHz: timeslots \$00 to \$09 --> no problem

timeslots \$0A to \$44 --> no transfer timeslots \$45 to \$7F --> no problem

# Workaround:

- use DCL = 1.536 MHz or 512 kHz.

or

- program D Channel Procedures Ignored option (BR7(7) = 1).



In TE GCI mode, when the BR7(1) bit, LAPD Polarity Control, is set to 1, the C/I commands which arrive on the DIN pin have an inverted effect on the D channel access request.

# If BR7(1)=0:

AR8 and AR10 request the D channel access all the other C/I commands don't request the D channel access

# If BR7(1)=1:

AR8 and AR10 don't request anymore the D channel access all the other C/I commands request the D channel access

## Workaround:

- do not use LAPD Polarity Control.
- if LAPD Polarity Control is absolutely required, replace:
  - \* AR8 by AREOM
  - \* AREOM by AR8
  - \* use CLASS pin or NR2(0) to change the class for the D channel operation



In TE full GCI mode, data on the first B channel is shifted to the right by one bit (i.e. data is corrupted)

# Workaround:

- Do not program TSA ( Time Slot Assigner ) OR6(6,7) bits. OR6(6,7) are to be used only when in IDL2 mode. Set OR6(6,7) to zero at all times.



In TE GCI mode, when the BR7(1) bit, LAPD Polarity Control, is set to 1, the C/I commands which arrive on the DIN pin have an inverted effect on the D channel access request.

# If BR7(1)=0:

AR8 and AR10 request the D channel access all the other C/I commands don't request the D channel access

# If BR7(1)=1:

AR8 and AR10 don't request anymore the D channel access all the other C/I commands request the D channel access

# Workaround:

- do not use LAPD Polarity Control.
- if LAPD Polarity Control is absolutely required, replace:
  - \* AR8 by AREOM
  - \* AREOM by AR8
  - \* use CLASS pin or NR2(0) to change the class for the D channel operation



The external S/T loopback is not functional for either TE or NT mode.

# Workaround:

- The external S/T loopback as defined in Section 9.13 of the *MC145574 Reference Manual* is not functional. If you follow the procedures that are outlined in Section 9.13, data on DIN will not be looped back to DOUT.
  - Use the IDL2 loopback mode as defined in Section 8.8 of the MC145574 Reference Manual.



#### How to Reach Us:

#### Home Page:

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005, 2008. All rights reserved.



Document Number: MC145574DE Rev. 6

02/2008