

Freescale Semiconductor Errata

Document Number: MC92460CE

Rev. 1, 03/2013

Chip Errata for the MC92460 multichannel HDLC controller

This document details all known silicon errata for the MC92460 multichannel HDLC controller. This table provides a revision history for this document.

Table 1. Document revision history

Rev. number	Date	Substantive change(s)
1	03/2013	Added Errata No. 2.
0	01/2004	Initial public release

This table summarizes all known errata and lists the corresponding silicon revision level to which it applies. A 'Y' entry indicates the erratum applies to a particular revision level.

Table 2. Summary of silicon errata and applicable revision

Errata	Name	Projected solution	Silicon rev.
	Name	Projected Solution	0
	HDLC never starts data transfer when asynchronous HRESET_B is negated.	No plans to fix	Y
Errata No. 2	Erroneous frame deletion when closing and starting flag is shared	No plans to fix	Υ





Errata No. 1

Errata No. 1 HDLC never starts data transfer when asynchronous HRESET_B is negated.

Description:

When the HRESET_B signal is negated, HDLC's DMA is in failure state.

Projected impact:

HDLC never starts data transmission or reception.

Workaround:

After HRESET_B release (negation), and before starting HDLC data transfer, change DMA mode to Direct DMA mode and return the DMA mode to External DMA mode.

The patch program is as follows:

After HRESET, DMAMR has 0x4000_0000 initially.

Patch start

Write 0x8002_0000 to DMAMR #Switch to Direct DMA mode enabled Write 0x0000_0000 to DMAMR #Disable DMA

isync

Return to Normal

To start HDLC DMA soon, write 0xc000_0000 to DMAMR.

Projected solution:

Do not fix. Installing the software patch solves the problem.



Errata No. 2 Erroneous frame deletion when closing and starting flag is shared

Description:

When the device receives a back-to-back HDLC frame, where the closing flag is shared with the opening flag, the frame that shared the flag is dropped. This is due to the internal state machine of the frame reception shifter, which requires an independent closing and opening flag.

Projected impact:

When the HDLC controller that supports flag sharing receives a back-to-back frame, the MC92460 drops all other frames. This significantly reduces frame throughput and causes the protocol to time out. Note that, because the device always has an independent opening and closing flag, the errata is not observed when a station using the MC92460 is communicating to another station using the MC92460.

Workaround:

Disable flag sharing on the station transmitting the frame to the station using MC92460.

Projected solution:

No plans to fix

Freescale Semiconductor 3



How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorlQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, QorlQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MC92460CE

Rev. 1 03/2013

