

MPC5604B\_1M27V Rev. 17MAY2012

### Mask Set Errata for Mask 1M27V

### Introduction

This report applies to mask 1M27V for these products:

- MPC5602B
- MPC5602C
- MPC5603B
- MPC5603C
- MPC5604B
- MPC5604C

Prior ID	Current ID	Erratum Title
	e4168	ADC: "Abort switch" aborts the ongoing injected channel as well as the upcoming normal channel
e4455	e3010	ADC: conversion chain failing after ABORT chain
e5883	e3080	ADC: CTUEN bit in ADC.MCR register cannot be reset if a BCTU channel is enabled
	e4186	ADC: triggering an ABORT or ABORTCHAIN before the conversion starts
e4922	e3032	Auto clock off feature does not work for adclksel=1
e3826	e2992	CAN Sampler: Second Frame mode not operable
e9984	e3446	CTU : The CTU (Cross Trigger Unit) CLR_FLAG in EVTCFGR register does not function as expected
	e3449	DEBUG: Device may hang due to external or 'functional' reset while using debug handshaking mechanism
e10637	e3512	ECSM: ECSM_PFEDR displays incorrect endianness
e5008	e3041	FLASH: Array Integrity Check does not check the first two double words
e5060	e3047	FLASH: Double ECC errors of default Non Volatile image of BIU2 (PFCR2/PFAPR) are not checked
e7587	e3183	FLASH: Erase Suspend Latency is out of spec in Flash except Code Flash 0.
e6384	e3114	FLASH: Erroneous update of the ADR register in case of multiple ECC errors
e5673	e3073	FLASH: Margin Mode is not supported
e5007	e3040	FLASH: Programming a value over another value may not indicate an error if no bits are being programmed (1>0)

Table continues on the next page ...





Prior ID	Current ID	Erratum Title
e5034	e3045	FLASH: SLL and HBL not properly initialized
	e2656	FlexCAN: Abort request blocks the CODE field
	e3407	FlexCAN: CAN Transmitter Stall in case of no Remote Frame in response to Tx packet with RTR=1
e23304	e2685	FlexCAN: Module Disable Mode functionality not described correctly
e3630	e2981	FMPLL: Do not poll flag FMPLL_CR[PLL_FAIL]
e1685	e2883	FMPLL: FMPLL_CR[UNLOCK_ONCE] wrongly set
e8270	e3198	F_SOFT bit set on STANDBY exit through external reset
e6943	e3156	Incorrect Watch-dog period value on reset exit
e4897	e3028	LINFlex: BDRL/BDRM cannot be accessed as byte or half-word
e4781	e3021	LINFlex: Unexpected LIN timeout in slave mode
e4107	e2999	MC_CGM and MC_PCU: A data storage exception is not generated on an access to MC_CGM or MC_PCU when the respective peripheral is disabled at MC_ME
e8761	e3219	MC_CGM: System clock may stop for case when target clock source stops during clock switching transition
e3953	e2995	MC_ME: In RUNx mode after STOP0 exit system RAM can be accessed before it is ready
e8350	e3202	MC_ME: Invalid Configuration not flagged if PLL is on while OSC is off.
e7776	e3190	MC_ME: Main VREG not disabled during STOP0 or HALT0 mode if RUN[03] mode selects FXOSC to be running and target mode selects FXOSC as system clock
e4163	e3001	MC_ME: ME_PSx registers may show '1' in a reserved bit field
	e3570	MC_ME: Possibility of Machine Check on Low-Power Mode Exit
e9140	e3247	MC_ME: STANDBY0/HALT0/STOP0 modes cannot be entered if the FlexCAN peripheral is active
e10491	e3574	MC_RGM: A non-monotonic ramp on the VDD_HV/BV supply can cause the RGM module to clear all flags in the DES register
e2835	e2958	MC_RGM: Clearing a flag at RGM_DES or RGM_FES register may be prevented by a reset
e5095	e3049	MC_RGM: External Reset not asserted if Short Reset enabled
e5955	e3086	MC_RGM: External reset not asserted if STANDBY0 is exited due to external reset event
e5301	e3060	MC_RGM: SAFE mode exit may be possible even though condition causing the SAFE mode request has not been cleared
e8499	e3209	NMI pin configuration limitation in standby mode
e28889	e2161	NPC: Automatic clock gating does not work for MCKO_DIV = 8
e8500	e3210	PA[1] pull-up enabled when NMI activated
e9033	e3240	PB[10] configuration during stand-by
e8329	e3200	PIT events cannot be used to trigger ADC conversion incase BCTU runs on divided system clock
e5363	e3064	RAM: No data abort exception generated above 0x4000BFFF
e4554	e3012	RGM: Register RGM_FES bit PLL_FAIL is set in case of LVD2.7
e3498	e2978	STANDBY exit time above specification
e6440	e3119	SWT: SWT interrupt does not cause STOP0 mode exit
e3320	e2970	VREG register is mirrored at consecutive addresses

Table continues on the next page ...



Prior ID	Current ID	Erratum Title
e4019	e2998	Wake up interrupt may be generated without any recessive to dominant transition on FlexCAN pad.
	e4146	When an ADC conversion is injected, the aborted channel is not restored under certain conditions

Revision	Changes			
25AUG2011	Initial revision			
17MAY2012	The following errata were removed.			
	<ul> <li>e3304: Moved to e3200 to maintain numbering across devices</li> <li>e3211: Moved to e3210 to maintain numbering across devices</li> <li>e3203: Moved to e3209 to maintain numbering across devices</li> <li>e3176: Moved to e3247 to maintain numbering across devices</li> <li>e3269: Now described in RM</li> <li>e3066: Moved to e3080 to maintain numbering across devices</li> <li>e3442: Now described in RM</li> </ul>			
	The following errata were added. • e3210: Moved from e3211 to maintain numbering across devices • e4146: New errata • e4186: New errata • e3032: New errata • e2685: Minor wording error in RM • e3080: Moved from e3066 to maintain numbering across devices • e3209: Moved from e3203 to maintain numbering across devices • e3209: Moved from e3176 to maintain numbering across devices • e3200: Moved from e3304 to maintain numbering across devices • e4168: New errata The following errata were revised. • e3570: Description updated for clarity • e3512: Description updated for clarity			

# e4168: ADC: "Abort switch" aborts the ongoing injected channel as well as the upcoming normal channel

**Description:** If an Injected chain (jch1,jch2,jch3) is injected over a Normal chain (nch1,ch2,ch3,ch4) the Abort switch doesn't behave as expected.

Expected behavior:

\* Correct Case (without SW Abort on jch3): Nch1, Nch2(aborted), Jch1, Jch2, Jch3, Nch2(restored), Nch3, Nch4

\* Correct Case(with SW Abort on jch3): Nch1, Nch2(aborted), Jch1, Jch2, Jch3(aborted), Nch2(restored), Nch3, Nch4

Observed unexpected behavior:



\* Fault1 (without SW abort on jch3): Nch1, Nch2(aborted), Jch1, Jch2, Jch3, Nch3, Nch4 (Nch2 not restorted)

\* Fault2 (with SW abort on jch3): Nch1, Nch2, Jch1, Jch2, Jch3(aborted), Nch4 (Nch2 not restored & Nch3 conversion skipped)

**Workaround:** It is possible to detect the unexpected behavior by using the CEOCFRx register. The CEOCFRx fields will not be set for a not restored or skipped channel, which indicates this issue has occurred. The CEOCFRx fields need to be checked before the next Normal chain execution (in scan mode). The CEOCFRx fields should be read by every ECH interrupt at the end of every chain execution.

#### e3010: ADC: conversion chain failing after ABORT chain

- **Description:** During a chain conversion while the ADC is in scan mode when ADC\_MCR[ABORTCHAIN] is asserted the current chain will be aborted as expected. However, in the next scan the first conversion of the chain is performed twice and the last conversion of the chain is not performed.
- **Workaround:** When aborting a chain conversion enable ADC\_MCR[ABORTCHAIN] and disable ADC\_MCR[START].

ADC\_MCR[START] can be enabled when the abort is complete.

# e3080: ADC: CTUEN bit in ADC.MCR register cannot be reset if a BCTU channel is enabled

- **Description:** While any BCTU channels is enabled (CTU.EVTCFGRx.TM =1), the CTU will continuously send trigger requests to ADC. If CTUEN bit in MCR is reset while BCTU channels are enabled, the ADC DTU trigger state may become undefined and ADC module may not service trigger request from CTU anymore.
- Workaround: Ensure ADC.MCR.CTUEN is set before enabling any CTU channels (CTU.EVTCFGRx.TM =1). Ensure all CTU channels are disabled (CTU.EVTCFGRx.TM =0) before ADC.MCR.CTUEN is cleared.

### e4186: ADC: triggering an ABORT or ABORTCHAIN before the conversion starts

**Description:** When ABORTCHAIN is programmed and an injected chain conversion is programmed afterwards, the injected chain is aborted, but neither JECH is set, nor ABORTCHAIN is reset. In case a CTU conversion is demanded, the CTU conversion is aborted by the ADC digital logic but the CTU awaits ADC analogue acknowledgement that never arrives, stopping all CTU operation until next reset.

When ABORT is programmed and normal/injected chain conversion comes afterwards, the ABORT bit is reset and chain conversion runs without a channel abort.

If ABORT, or ABORTCHAIN, feature is programmed after the start of the chain conversion, it works properly.

Workaround: Do not program ABORT/ABORTCHAIN before starting the execution of the chain conversion.



If the CTU is being used in trigger mode, there will always be a small vulnerable window preventing reliably reading the ADC status and using ADC.MCR[ABORT] or ADC.MCR[ABORTCHAIN]. If these functions are required, disable all CTU triggers to that ADC first and do not start the CTU if the ABORT or ABORTCHAIN flags have been set whilst the ADC was IDLE. If the CTU cannot be disabled, an optimised ABORT should be implemented in software that de-configures further channel conversions using the ADC.NMCRx registers before waiting for ADC.MSR[NSTART] == 0. At this point, the ADC should be IDLE and the NMCRx registers can be reinstated for next use.

### e3032: Auto clock off feature does not work for adclksel=1

**Description:** Auto clock off feature in which clock to ADC analog is automatically stopped when in pwdn mode or in IDLE mode with no conversion ongoing does not work when ADC analog clock is same as ADCDigital interface clock i.e. adclksel = 1.

This means a little higher power consumption when this configuration is used.

Workaround: None

#### e2992: CAN Sampler: Second Frame mode not operable

- **Description:** CAN Sampler operation cannot be guaranteed in Second Frame mode (CANSAMPLER\_CR[Mode=0]).
- **Workaround:** CAN sampler operates reliably in first frame mode (CANSAMPLER\_CR[Mode=1]) for the following 2 configurations:
  - 1. First frame mode (CANSAMPLER\_CR[Mode=1]) selected and FIRC 'ON' in STANDBY.

2. First frame mode (CANSAMPLER\_CR[Mode=1]) selected and FIRC 'OFF' in STANDBY with CAN baud rate less than 75kbps.

# e3446: CTU : The CTU (Cross Trigger Unit) CLR\_FLAG in EVTCFGR register does not function as expected

- **Description:** If the CTU CLR\_FLG is set and the CTU is idle, a PIT triggered request to the CTU does not result in the correct ADC channel number being latched. The previous ADC channel number is latched instead of the requested channel number.
- Workaround: There is no software workaround to allow the CLR\_FLAG functionality to operate correctly. Do not program the CLR\_FLAG bit to '1'.

# e3449: DEBUG: Device may hang due to external or 'functional' reset while using debug handshaking mechanism

**Description:** If the low-power mode debug handshake has been enabled and an external reset or a 'functional' reset occurs while the device is in a low-power mode, the device will not exit reset.

Workaround: The NPC\_PCR[LP\_DBG\_EN] bit must be cleared to ensure the correct reset sequence.



### e3512: ECSM: ECSM\_PFEDR displays incorrect endianness

**Description:** The ECSM\_PFEDR register reports ECC data using incorrect endiannes. For example, a flash location that contains the data 0xAABBCCDD would be reported as 0xDDCCBBAA at ECSM\_PFEDR.

This 32-bit register contains the data associated with the faulting access of the last, properlyenabled flash ECC event. The register contains the data value taken directly from the data bus.

Workaround: Software must correct endianness.

#### e3041: FLASH: Array Integrity Check does not check the first two double words

**Description:** The Array Integrity Check operation, started by setting the bit Array Integrity Enable (AIE) in the FLASH User Test 0 register (FLASH\_UT0) on the selected and unlocked blocks, checks the content of all the blocks selected except for the first two double words of each block (offsets 0x0 and 0x8).

The first location checked of each block is at the offset 0x10.

**Workaround:** The application should take care of checking the first two double words of each block selected for the Array Integrity Check operation.

### e3047: FLASH: Double ECC errors of default Non Volatile image of BIU2 (PFCR2/ PFAPR) are not checked

**Description:** The default value of the Flash BIU2 (PFCR2 in the MPC563xM/SPC563M, also named PFAPR in MPC560xB/C/P/S or SPC560B/C/P/S) register is loaded from a non-volatile memory (NVM) area. However, when this value is loaded into the BIU2 register, the presence of Double Errors in the Error Correction Code (ECC) value is not checked.

If the NVM area contains a double bit error, incorrect data will be loaded.

On the contrary single ECC errors are automatically corrected.

**Workaround:** Do not rely on the contents of the BIU2 (PFCR2/PFAPR) to automatically be loaded into the register correctly. Software should always load the User defined value manually into the register.

#### e3183: FLASH: Erase Suspend Latency is out of spec in Flash except Code Flash 0.

**Description:** The Erase Suspend Latency is out of spec on all available Flash memories except Code Flash 0. A maximum latency of 34us can occur instead of the specified 30us.

On the contrary the Erase Suspend Latency is correctly in spec in Code Flash 0.

**Workaround:** The wait for the suspend acknowledgement must be done by polling the DONE bit of MCR and not through a wait for a fix delay.



### e3114: FLASH: Erroneous update of the ADR register in case of multiple ECC errors

- **Description:** An erroneous update of the Address register (ADR) occurs whenever there is a sequence of 3 or more events affecting the ADR (ECC single or double bit errors or RWW error) and both the following conditions apply:
  - The priorities are ordered in such a way that only the first event should update ADR.
  - The last event although it does not update ADR sets the Read While Write Event Error (RWE) or the ECC Data Correction (EDC) in the Module Configuration Register (MCR).

For this case the ADR is wrongly updated with the address related to one of the intervening events.

Example – If a sequence of two double-bit ECC errors is followed by a single-bit correction without clearing the ECC Event Error flag (EER) in the MCR, then the value found in ADR after the single-bit correction event is the one related to the second double-bit error (instead of the first one, as specified)

Workaround: Always process Flash ECC errors as soon as they are detected.

Clear MCR[RWE] at the end of each flash operation (Program, Erase, Array Integrity Check, etc...).

#### e3073: FLASH: Margin Mode is not supported

- **Description:** The flash contains a support for determining the program and erase margin (to being near the actual decision point for reading the bit as a high or low). However, this feature will incorrectly indicate bits in the flash that have plenty of margin as marginal and will not indicate that marginal bits are, in fact, marginal.
- **Workaround:** Verification of the flash programming should rely on the Array Integrity feature and the built in Error Correction to determine the state of the flash.

# e3040: FLASH: Programming a value over another value may not indicate an error if no bits are being programmed (1-->0)

**Description:** The Flash Programming/Erase Good Status Flag (PEG) in the Flash Module Configuration Register (Flash\_MCR) may not indicate a failure to program if an attempt is made to program bits high (0b1) that are currently programmed low (0b0) if no bits in the 64-bit word or the 8 bit Error Correction Code (ECC) are being programmed low (to a 0b0).

For example, PEG will not indicate a failure (FLASH\_MCR[PEG]=1) if an attempt is made to program the value 0x5555\_FFFF over a flash location that already was programmed to 0x5555\_5555. The flash contents will not be changed (stays 0x5555\_5555) even though it should fail since there were no bits actually selected to be programmed (cleared).

However, PEG will correctly indicate a failure (FLASH\_MCR[PEG]=0) if an attempt is made to program the value of 0x5555\_00FF over a flash location that was already programmed to 0x5555\_5555. The resulting flash contents will be 0x5555\_0055.

NOTE: Reprogramming bits from a programmed state (0b0) to an erased state (0b1) is not supported on flash memory technology. A bit can only be set (0b1) by erasing the full flash block.



**Workaround:** Do not expect an error to be flagged if there are no bits being cleared (0b0) in the word being programmed when programming a new value into a location in the flash that has already been programmed with a previous (not still erased) value.

### e3045: FLASH: SLL and HBL not properly initialized

**Description:** The Secondary Low/Mid Address Space Block Locking register (SLL) and the High Address Space Block Locking register (HBL) have a non-volatile image stored in Test Flash to allow a default state to be set by the user immediately following reset. These locations are write once only.

During boot, the register SLL and HBL are not loaded with the correct default value from the non-volatile location. This means that the default lock status of the Low, Mid, and High blocks are unknown.

**Workaround:** The application should not rely on the default non-volatile value of SLL and HBL and must initialize both registers with the User defined values.

#### e2656: FlexCAN: Abort request blocks the CODE field

**Description:** An Abort request to a transmit Message Buffer (TxMB) can block any write operation into its CODE field. Therefore, the TxMB cannot be aborted or deactivated until it completes a valid transmission (by winning the CAN bus arbitration and transmitting the contents of the TxMB).

Workaround: Instead of aborting the transmission, use deactivation instead.

Note that there is a chance the the deactivated TxMB can be transmitted without setting IFLAG and updating the CODE field if it is deactivated.

# e3407: FlexCAN: CAN Transmitter Stall in case of no Remote Frame in response to Tx packet with RTR=1

**Description:** FlexCAN does not transmit an expected message when the same node detects an incoming Remote Request message asking for any remote answer.

The issue happens when two specific conditions occur:

1) The Message Buffer (MB) configured for remote answer (with code "a") is the last MB. The last MB is specified by Maximum MB field in the Module Configuration Register (MCR[MAXMB]).

2) The incoming Remote Request message does not match its ID against the last MB ID.

While an incoming Remote Request message is being received, the FlexCAN also scans the transmit (Tx) MBs to select the one with the higher priority for the next bus arbitration. It is expected that by the Intermission field it ends up with a selected candidate (winner). The coincidence of conditions (1) and (2) above creates an internal corner case that cancels the Tx winner and therefore no message will be selected for transmission in the next frame. This gives the appearance that the FlexCAN transmitter is stalled or "stops transmitting".

The problem can be detectable only if the message traffic ceases and the CAN bus enters into Idle state after the described sequence of events.

There is NO ISSUE if any of the conditions below holds:



- a) The incoming message matches the remote answer MB with code "a".
- b) The MB configured as remote answer with code "a" is not the last one.

c) Any MB (despite of being Tx or Rx) is reconfigured (by writing its CS field) just after the Intermission field.

d) A new incoming message sent by any external node starts just after the Intermission field.

Workaround: Do not configure the last MB as a Remote Answer (with code "a").

#### e2685: FlexCAN: Module Disable Mode functionality not described correctly

**Description:** Module Disable Mode functionality is described as the FlexCAN block is directly responsible for shutting down the clocks for both CAN Protocol Interface (CPI) and Message Buffer Management (MBM) sub-modules. In fact, FlexCAN requests this action to an external logic.

Workaround: In FlexCAN documentation chapter:

Section "Modes of Operation", bullet "Module Disable Mode":

Where is written:

"This low power mode is entered when the MDIS bit in the MCR Register is asserted. When disabled, the module shuts down the clocks to the CAN Protocol Interface and Message Buffer Management sub-modules.."

The correct description is:

"This low power mode is entered when the MDIS bit in the MCR Register is asserted by the CPU. When disabled, the module requests to disable the clocks to the CAN Protocol Interface and Message Buffer Management sub-modules."

Section "Modes of Operation Details", Sub-section "Module Disable Mode":

Where is written:

"This low power mode is entered when the MDIS bit in the MCR Register is asserted. If the module is disabled during Freeze Mode, it shuts down the clocks to the CPI and MBM sub-modules, sets the LPM\_ACK bit and negates the FRZ\_ACK bit.."

The correct description is:

"This low power mode is entered when the MDIS bit in the MCR Register is asserted. If the module is disabled during Freeze Mode, it requests to disable the clocks to the CAN Protocol Interface (CPI) and Message Buffer Management (MBM) sub-modules, sets the LPM\_ACK bit and negates the FRZ\_ACK bit."

#### e2981: FMPLL: Do not poll flag FMPLL\_CR[PLL\_FAIL]

- **Description:** For the case when the FMPLL is indicating loss of lock the flag FMPLL\_CR[PLL\_FAIL] is unpredictable.
- Workaround: To avoid reading an incorrect value of FMPLL\_CR[PLL\_FAIL] only read this flag inside the FMPLL Interrupt Service Routine (ISR). The ISR indicates the flag has been set correctly and at this point the flag can be cleared. Do not poll flag FMPLL\_CR[PLL\_FAIL] at any other point in the application software.



### e2883: FMPLL: FMPLL\_CR[UNLOCK\_ONCE] wrongly set

**Description:** If the FMPLL is locked and a functional reset occurs, FMPLL\_CR[UNLOCK\_ONCE] is automatically set even when the FMPLL has not lost lock.

Workaround: Do not use the FMPLL\_CR[UNLOCK\_ONCE] when a functional reset occurs.

### e3198: F\_SOFT bit set on STANDBY exit through external reset

**Description:** When device is under standby and external reset is triggered, the device exit reset and RGM\_FES[F\_EXR] is correctly set. RGM\_FES[F\_SOFT] is instead incorrectly set even if no software reset was requested by application.

Workaround: None

#### e3156: Incorrect Watch-dog period value on reset exit

**Description:** Watch-dog initial period may vary from 7ms to 13ms with respect to the typical 10ms value

**Workaround:** Ensure to reload watch-dog and update watch-dog counter value at the beginning of application, latest 7ms after the internal reset has been released.

#### e3028: LINFlex: BDRL/BDRM cannot be accessed as byte or half-word

**Description:** LINFlex data buffers (BDRL/BDRM) cannot be accessed as byte or halfword. Accessing BDRL/BDRM in byte/half word mode will lead to incorrect data writing/reading.

Workaround: Access BDRL/BDRM registers as word only.

#### e3021: LINFlex: Unexpected LIN timeout in slave mode

**Description:** If the LINFlex is configured in LIN slave mode, an unexpected LIN timeout event (LINESR[OCF]) may occur during LIN Break reception.

**Workaround:** It is recommended to disable this functionality during LINFlex initialization by clearing LINTCSR[IOT] and LINIER[OCIE] bits, and ignore timeout events.

# e2999: MC\_CGM and MC\_PCU: A data storage exception is not generated on an access to MC\_CGM or MC\_PCU when the respective peripheral is disabled at MC\_ME

**Description:** If a peripheral with registers mapped to MC\_CGM or MC\_PCU address spaces is disabled via the MC\_ME any read or write accesses to this peripheral will be ignored without producing a data storage exception.



Workaround: For any mode other than a low-power mode do not disable any peripheral that is mapped to MC\_CGM or MC\_PCU.

# e3219: MC\_CGM: System clock may stop for case when target clock source stops during clock switching transition

**Description:** The clock switching is a two step process. The availability of the target clock is first verified. Then the system clock is switched to the new target clock source within two target clock cycles.

For the case when the FXOSC stops during the required two cycles, the switching process may not complete, causing the system clock to stop and prevent further clock switching. This may happen if one of the following cases occurs while the system clock source is switching to FXOSC:

- FXOSC oscillator failure
- SAFE mode request occurs, as this mode will immediately switch OFF the FXOSC (refer to ME\_SAFE\_MC register configuration)
- Workaround: The device is able to recover through any reset event ('functional', 'destructive', internal or external), so typically either the SWT (internal watchdog) will generate a reset or, in case it is used in the application, the external watchdog will generate an external reset. In all cases the devices will restart properly after reset.

To reduce the probability that this issue occurs in the application, disable SAFE mode transitions when the device is executing a mode transition with the FXOSC as the system clock source in the target mode.

# e2995: MC\_ME: In RUNx mode after STOP0 exit system RAM can be accessed before it is ready

**Description:** For the case when:

ME\_STOP0\_MC[FXOSC] is enabled

ME\_STOP0\_MC[FIRC] is disabled

ME\_RUNx\_MC[FIRC] is enabled

ME\_RUNx\_MC[SYSCLK] = FXOSC or FXOSC\_DIV

At the transition of STOP0 to RUNx, the RUNx mode can be entered before the system RAM is ready. If the application software accesses the RAM during this time the RAM value can not be guaranteed.

#### Workaround: There are two workarounds possible:

1. Do not disable the IRC if the system clock source is not disabled. The XOSC draws a lot more current than the IRC, so there should be no noticeable increase in the STOP0 mode power consumption.

2. Have the software check that the mode transition has completed via the ME\_GS register before accessing the system RAM.



### e3202: MC\_ME: Invalid Configuration not flagged if PLL is on while OSC is off.

**Description:** PLL clock generation requires oscillator to be on. Mode configuration in which PLLON bit is "1" and OSCON bit is "0" is an invalid mode configuration. When ME\_XXX\_MC registers are attempted with such an invalid configuration, ME\_IS.I\_ICONF is not getting set which is wrong. Eventually the mode transition did not complete and system hangs.

Workaround: Always program Oscillator to be on when PLL is required.

### e3001: MC\_ME: ME\_PSx registers may show '1' in a reserved bit field

- **Description:** Some bits in the ME\_PSx registers that are defined to always return the value '0' may instead return the value '1'.
- Workaround: It is recommended as a general rule that the User should always ignore the read value of reserved bit fields.

#### e3570: MC\_ME: Possibility of Machine Check on Low-Power Mode Exit

**Description:** When executing from the flash and entering a Low-Power Mode (LPM) where the flash is in low-power or power-down mode, 2-4 clock cycles exist at the beginning of the RUNx to LPM transition during which a wakeup or interrupt will generate a checkstop due to the flash not being available on RUNx mode re-entry. This will cause either a checkstop reset or machine check interrupt.

Workaround: If the application must avoid the reset, two workarounds are suggested:

1) Configure the application to handle the machine check interrupt in RAM dealing with the problem only if it occurs

2) Configure the MCU to avoid the machine check interrupt, executing the transition into low power modes in RAM

There is no absolute requirement to work around the possibility of a checkstop reset if the application can accept the reset, and associated delays, and continue. In this event, the WKPU.WISR will not indicate the channel that triggered the wakeup though the F\_CHKSTOP flag will indicate that the reset has occurred. The F\_CHKSTOP flag could still be caused by other error conditions so the startup strategy from this condition should be considered alongside any pre-existing strategy for recovering from an F\_CHKSTOP condition.

## e3247: MC\_ME: STANDBY0/HALT0/STOP0 modes cannot be entered if the FlexCAN peripheral is active

- **Description:** If any FlexCAN module is enabled in current mode by the ME\_RUN\_PCx/ME\_PCTLx registers of the MC\_ME and also enabled at the FlexCAN module, (MCR.B.MDIS=0), STANDBY0/ HALT0/STOP0 modes will not be entered if the target low power mode is disabling the module, the device mode transition hangs.
- Workaround: The FlexCAN module must be frozen (FLEXCANx\_MCR[FRZ]=1) in DRUN or RUNx mode before entering STANDBY0/HALT0/STOP0 modes.



# e3574: MC\_RGM: A non-monotonic ramp on the VDD\_HV/BV supply can cause the RGM module to clear all flags in the DES register

**Description:** During power up, if there is non-monotonicity in power supply ramp with a voltage drop > 100mV due to external factors, such as battery cranking or weak board regulators, the SoC may show a no flag condition (F\_POR==LVD12==LVD27==0).

Under these situations, it is recommended that customers use a workaround to detect a POR.

In all cases, initialization of the device will complete normally.

**Workaround:** The software workaround need only be applied when neither the F\_POR, LVD27 nor LVD12 flag is set and involves checking SRAM contents and monitoring for ECC errors during this process. In all cases, an ECC error is assumed to signify a power-on reset (POR).

Three suggestions are made for software workarounds. In each case, if POR is detected all RAM should be initialized otherwise no power-on condition is detected and it is possible to initialize only needed parts of RAM while preserving required information.

Software workaround #1 :

An area of RAM can be reserved by the compiler into which a KEY, such as 0x3EC1\_9678, is written. This area can be checked at boot and if the KEY is incorrect or an ECC error occurs, POR can be assumed and the KEY should be set. Use of a KEY increases detection rate to 31 bits(=<10e-9) or 23bits (= <5.10e-6) instead of 7-bit linked to ECC (=<10e-2)

Software workaround #2 :

When runtime data should be retained and RAM only fully re-initialized in the case of POR, a checksum should be calculated on the runtime data area after each data write. In the event of a reset where no flags are set, the checksum should be read and compared with one calculated across the data area. If reading the checksum and the runtime data area succeeds without an ECC error, and the checksums match, it is assumed than no POR occurred. The checksum could be a CRC, a CMAC or any other suitable hash.

Software workaround #3 :

Perform a read of memory space that is expected to be retained across an LVD reset. If there are no ECC errors, it can be assumed that an LVD reset occurred rather than a POR.

### e2958: MC\_RGM: Clearing a flag at RGM\_DES or RGM\_FES register may be prevented by a reset

**Description:** Clearing a flag at RGM\_DES and RGM\_FES registers requires two clock cycles because of a synchronization mechanism. As a consequence if a reset occurs while clearing is on-going the reset may interrupt the clearing mechanism leaving the flag set.

Note that this failed clearing has no impact on further flag clearing requests.

Workaround: No workaround for all reset sources except SW reset.

Note that in case the application requests a SW reset immediately after clearing a flag in RGM\_xES the same issue may occur. To avoid this effect the application must ensure that flag clearing has completed by reading the RGM\_xES register before the SW reset is requested.



### e3049: MC\_RGM: External Reset not asserted if Short Reset enabled

**Description:** For the case when the External Reset is enabled for a specific reset source at RGM\_FBRE and a short reset is requested for the same reset source at RGM\_FESS the External Reset is not asserted.

Workaround: None

# e3086: MC\_RGM: External reset not asserted if STANDBY0 is exited due to external reset event

- **Description:** If the device is in STANDBY0 mode and an external reset occurs, the MC\_RGM may not assert the external reset for the duration of the reset sequence even when RGM\_FBRE[BE\_EXR = 0]. This incorrect behavior occurs only if the system releases the external reset before the end of reset sequence PHASE1.
- **Workaround:** Ensure that the system asserts the external reset for at least the maximum duration of reset sequence PHASE1.

# e3060: MC\_RGM: SAFE mode exit may be possible even though condition causing the SAFE mode request has not been cleared

- **Description:** A SAFE mode exit should not be possible as long as any condition that caused a SAFE mode entry is still active. However, if the corresponding status flag in the RGM\_FES register has been cleared, the SAFE mode exit may incorrectly occur even though the actual condition is still active.
- **Workaround:** Software must clear the SAFE mode request condition at the source before clearing the corresponding RGM\_FES flag. This will ensure that the condition is no longer active when the RGM\_FES flag is cleared and thus the SAFE mode exit can occur under the correct conditions.

#### e3209: NMI pin configuration limitation in standby mode

- **Description:** NMI pin cannot be configured to generate Non Maskable Interrupt event to the core (WKPU\_NCR[NDSS] = "00") if the following standby mode is to be used:
  - NMI pin enabled for wake-up event,
  - standby exit sequence boot from RAM,
  - code flash module power-down on standby exit sequence.

With following configuration following scenario may happen:

- 1. System is in standby
- 2. NMI event is triggered on PA[1]
- 3. System wakeup z0 core power domain.
- 4. z0 core reset is released and NMI event is sampled by core on first clock-edge.



5. z0 core attempt to fetch code at 0x10 address (IVPR is not yet initialized by application) and receive an exception since flash is not available

6. z0 core enter machine check and execution is stalled.

**Workaround:** If NMI is configured as wake-up source, WKPU\_NCR[NDSS] must be configures as "11". This will ensure no NMI event is trigger on the core but ensure system wakeup is triggered.

After standby exit, core will boot and configure its IVOR/IVPR, it may then re-configure WKPU\_NCR:DSS to the appropriate configuration for enabling NMI/CI/MCP.

#### e2161: NPC: Automatic clock gating does not work for MCKO\_DIV = 8

- **Description:** If the Nexus clock divider (NPC\_PCR[MCKO\_DIV]) in the Nexus Port Controller Port Configuration Register is set to 8 and the Nexus clock gating control (NPC\_PCR[MCKO\_GT]) is enabled, the nexus clock (MCKO) will be disabled prior to the completion of transmission of the Nexus message data.
- Workaround: Do not enable the automatic clock gating mode when the Nexus clock divider is set to 8. If Nexus clock gating is required, use a divide value of 1, 2 or 4 (set NPC\_PCR[MCKO\_GT]=0b1 and NPC\_PCR[MCKO\_DIV]=0b000, 0b001, or 0b011). However, MCKO must be kept below the maximum Nexus clock rate as defined in the device data sheet. If divide by 8 clock divider is required, then do not enable clock gating (set NPC\_PCR[MCKO\_GT]=0b0 and NPC\_PCR[MCKO\_DIV]=0b111).

#### e3210: PA[1] pull-up enabled when NMI activated

**Description:** When NMI is enabled (either WKPU\_NCR[NREE] or WKPU\_NCR[NFEE] set to '1'), PA[1] pullup is automatically activated independently from SIUL\_PCR1[WPS] and SIUL\_PCR1[WPE].

This has no effect during STANDBY mode. PA[1] pull-up is then correctly configured through WKPU\_WIPUER[IPUE[2]].

Workaround: None

#### e3240: PB[10] configuration during stand-by

**Description:** PB[10] is a pin with several functionality, including wake-up functionality and analog functionality.

As for all wake-up pin, it must be driven either high level or low level (possibly using the internal pull-up) during standby.

In case the pin is connected to external component providing analog signal, it is important to check that this external analog signal is either lower than 0.2\*VDD\_HV or higher than 0.8\*VDD\_HV not to incur extra consumption.

#### Workaround: None



# e3200: PIT events cannot be used to trigger ADC conversion incase BCTU runs on divided system clock

**Description:** If BCTU operates on divided system clock (i.e MC\_CGM.CGM\_SC\_DC2.DIV0 NOT EQUAL 0x0), events from PIT timer cannot be used to trigger ADC conversion. In this case BCTU fails to latch the channel number to be converted. So BCTU will send the conversion request to ADC but the channel number will be corresponding to previous non-PIT conversion request or 0th channel in case no previous non-PIT event has occured

Workaround: Always write MC\_CGM.CGM\_SC\_DC2.DIV0 to 0x0 to run BCTU at system frequency.

### e3064: RAM: No data abort exception generated above 0x4000BFFF

Description: System RAM reserved space extends from 0x40000000 to 0x400FFFFF.

On this device, Memory is implemented from 0x40000000 to 0x4000BFFF.

No data abort error is generated when accessing 0x4000C000-0x400FFFFF address range.

**Workaround:** Use Memory Protection Unit when specific control is to be implemented for out of memory accesses.

### e3012: RGM: Register RGM\_FES bit PLL\_FAIL is set in case of LVD2.7

**Description:** When the PLL is used and a low voltage event is detected on LVD2.7 at the register RGM\_FES the bit PLL\_FAIL may be set.

Workaround: None

#### e2978: STANDBY exit time above specification

**Description:** When boot from RAM at STANDBY exit is selected the latency between the STANDBY wakeup event and the release of the device reset is 80 us. In the data sheet this time is specified at 50 us.

Workaround: None

#### e3119: SWT: SWT interrupt does not cause STOP0 mode exit

**Description:** While in STOP0 mode, if the SWT is configured to generate an interrupt and the system clock is disabled (ME\_STOP0\_MC[SYSCLK] = 0xF), a SWT interrupt event will not trigger an exit from STOP0 mode.

Other internal or external wakeup events (RTC, API, WKUP pins) are not affected and will trigger a STOP0 exit independent of the ME\_STOP0\_MC[SYSCLK] configuration.

Workaround: If a SWT interrupt is to be used to wake the device during STOP0 mode, software may not disable the system clock (ME\_STOP0\_MC[SYSCLK] != 0xF).



### e2970: VREG register is mirrored at consecutive addresses

Description: The VREG Control Register (VREG\_CTL) is mapped at address C3FE8080.

It is also mirrored at the following addresses:

C3FE8080

C3FE80A0

C3FE80C0

C3FE80E0

Access to any of the above addresses is considered a valid access and no transfer error is generated.

Workaround: None

# e2998: Wake up interrupt may be generated without any recessive to dominant transition on FlexCAN pad.

- **Description:** Wake up interrupt may be generated without any recessive to dominant transition on FlexCAN pad in case following conditions occur:
  - FlexCAN is configured for communication.
  - WAK\_MSK as well as SLF\_WAK bits of MCR register are set.
  - apply this write access sequence to MDIS bit: set, then reset.

In this configuration, a wake up interrupt is wrongly generated when MDIS bit is clear.

Workaround: Always program SLF\_WAK and WAK\_MSK bits to '0'.

# e4146: When an ADC conversion is injected, the aborted channel is not restored under certain conditions

- **Description:** When triggered conversions interrupt the ADC, it is possible that the aborted conversion does not get restored to the ADC and is not converted during the chain. Vulnerable configurations are:
  - Injected chain over a normal chain
  - CTU trigger over a normal chain
  - CTU trigger over an injected chain

When any of these triggers arrive whilst the ADC is in the conversion stage of the sample and conversion, the sample is discarded and is not restored. This means that the channel data register will not show the channel as being valid and the CEOCFRx field will not indicate a pending conversion. The sample that was aborted is lost.

When the trigger arrives during the final channel in a normal or injected chain, the same failure mode can cause two ECH/JECH interrupts to be raised.

If the trigger arrives during the sampling phase of the last channel in the chain, an ECH is triggered immediately, the trigger is processed and the channel is restored and after sampling/ conversion, a second ECH interrupt occurs.



In scan mode, the second ECH does not occur if the trigger arrives during the conversion phase. In one-shot mode, the trigger arriving during the conversion phase of the last channel restarts the whole conversion chain and the next ECH occurs at completion of that chain.

Workaround: It is suggested that the application check for valid data using the CDR status bits or the CEOCFRx registers to ensure all expected channels have converted. This can be tested by running a bitwise AND and an XOR with either the JCMRx or NCMRx registers and the CEOCFRx registers during the ECH of JECH handler. Any non-zero value for ( xCMRx & ( xCMRx ⊕ CEOCFRx ) ) indicates that a channel has been missed and conversion should be requested again.

Spurious ECH/JECH interrupts can be detected by checking the NSTART/JSTART flags in the ADC Module Status Registers – if the flag remains set during an ECH/JECH interrupt then another interrupt will follow after the restored channel or chain has been sampled and converted.



#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$ 

© 2012 Freescale Semiconductor, Inc.



Document Number: MPC5604B\_1M27V Rev. 17MAY2012