Mask Set Errata for Mask 0N10D

Introduction
This report applies to mask 0N10D for these products:
  • MPC5604E

<table>
<thead>
<tr>
<th>Errata ID</th>
<th>Errata Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>4080</td>
<td>Device cannot come out of reset till VDD_LV is less than a threshold value.</td>
</tr>
<tr>
<td>3864</td>
<td>MC_RGM: A non-monotonic ramp on the VDD_HV/BV supply can cause the RGM module to clear all flags in the DES register.</td>
</tr>
</tbody>
</table>

**e4080: Device cannot come out of reset till VDD_LV is less than a threshold value.**

- **Errata type:** Errata
- **Description:** In the external supply regulation mode of the device, if the input core supply voltage (VDD_LV) is below the potential of 1.24V at the time of startup, the device might get stuck in reset. This high voltage is required for initial approximately 2ms. Once device comes out of reset, the core voltage can be reduced till spec voltage of 1.15V.

  - **Workaround:**
    1. Input core voltage should be 1.24V at the time of startup. It can be lowered after device is out of reset. Device reset status is indicated by the RESET pin.
    2. Operate the device in Internal supply regulation mode.

**e3864: MC_RGM: A non-monotonic ramp on the VDD_HV/BV supply can cause the RGM module to clear all flags in the DES register.**

- **Errata type:** Errata
- **Description:** During power up, if there is non-monotonicity in power supply ramp with a voltage drop > 100mV due to external factors, such as battery cranking or weak board regulators, the SoC may show a no flag condition (F_POR==LVD12==LVD27==0).

  Under these situations, it is recommended that customers use a workaround to detect a POR.
In all cases, initialization of the device will complete normally.

**Workaround:** The software workaround need only be applied when neither the F_POR, LVD27 nor LVD12 flag is set and involves checking SRAM contents and monitoring for ECC errors during this process. In all cases, an ECC error is assumed to signify a power-on reset (POR).

Three suggestions are made for software workarounds. In each case, if POR is detected all RAM should be initialized otherwise no power-on condition is detected and it is possible to initialize only needed parts of RAM while preserving required information.

Software workaround #1:

An area of RAM can be reserved by the compiler into which a KEY, such as 0x3EC1_9678, is written. This area can be checked at boot and if the KEY is incorrect or an ECC error occurs, POR can be assumed and the KEY should be set. Use of a KEY increases detection rate to 31 bits (<=10e-9) or 23 bits (<=5.10e-6) instead of 7-bit linked to ECC (<=10e-2)

Software workaround #2:

When runtime data should be retained and RAM only fully re-initialized in the case of POR, a checksum should be calculated on the runtime data area after each data write. In the event of a reset where no flags are set, the checksum should be read and compared with one calculated across the data area. If reading the checksum and the runtime data area succeeds without an ECC error, and the checksums match, it is assumed than no POR occurred. The checksum could be a CRC, a CMAC or any other suitable hash.

Software workaround #3:

Perform a read of memory space that is expected to be retained across an LVD reset. If there are no ECC errors, it can be assumed that an LVD reset occurred rather than a POR.