

Mask Set Errata for Mask 1N81M

This report applies to mask 1N81M for these products:

- MPC5748G
- MPC5747G
- MPC5746G
- MPC5748C
- MPC5747C

Mask Specific Information

JTAG identifier	0x0988101D
-----------------	------------

Table 1. Errata and Information Summary

Erratum ID	Erratum Title
ERR009321	ADC: Conversions may fail if Pre-Sampling is enabled
ERR008714	ADC: Conversions on an open channel with the presampling feature enabled do not return the expected results
ERR008804	ADC: Setting the DMA request to be cleared on read of data registers does not work
ERR009028	C55FMC: Possibility of a false Address Encode Error during flash read-while-write operation
ERR050154	Clocking: Device operation is impacted with a particular MC_CGM system divider configuration.
ERR010143	CMP_0: At exit from STANDBY the output of Comparator 0 is configured to high-impedance
ERR011287	CMU: Sudden loss of clock does not signal the Fault Collection and Control Unit
ERR050090	DSPI/SPI: Incorrect data may be transmitted in slave mode
ERR009996	DSPI0 and DSPI1: Frame transfer does not restart after DSI frame matches preprogrammed value
ERR009995	DSPI0 and DSPI1: Frame transfer does not restart in case of DSI parity error in master mode
ERR010215	DSPI0/1 and SPI0/3 : Frame transfer does not restart in case of SPI parity error in master mode
ERR010542	DSPI: Transmit, Command, and Receive FIFO fill flags in status register is not cleared when DMA is improperly configured
ERR010385	e200z4: Incorrect branch displacement at 16K memory boundaries
ERR010452	eDMA: When master ID replication is enabled, the stored ID and privilege level will change if read by another master.
ERR011235	EMIOS: Any Unified Channel running in OPWMB or OPWMCB mode may function improperly if the source counter bus is generated by Unified channel in MC mode

Table continues on the next page...



Table 1. Errata and Information Summary (continued)

Erratum ID	Erratum Title
ERR050575	eMIOS: Any Unified Channel running in OPWMCB mode may function improperly if the lead or trail dead time insertion features is used and its timebase is generated by Unified channel in MCB mode
ERR011293	EMIOS: For any UC operating in OPWFMB mode the Channel Count register should not be written with a value greater than Channel B Data register value
ERR011295	EMIOS: In OPWFMB mode, A1/B1 registers do not get reloaded with A2/B2 register values if counter value returns 0x1 after counter wrap condition
ERR011294	EMIOS: OPWFMB and MCB mode counter rollover resets the counter to 0x0 instead of 0x1 as mentioned in the specification
ERR009978	eMIOS: Unexpected channel flag assertion during GPIO to MCB mode transition
ERR009328	ENET: Not possible to set the entire range of the ENET Timer Compare Capture Register (ENET_TCCR0[TCC] and ENET_TCCR1[TCC])
ERR007885	ENET: Potential sequencing issue with TDAR in Multi-Queue mode
ERR010594	ENET: The ENET1 (Ethernet) module does not function unless the Peripheral control register (MC_ME_PCTL6) is enabled .
ERR011046	ENET: The timer mode ENETx_TCSRn[TMODE] settings 1010 and 1001 are unusable
ERR008042	FCCU: EOUT signals are active, even when error out signaling is disabled
ERR009076	FCCU: Fault Collection and Control Unit glitch filter behavior is indeterministic
ERR008901	Flash: Flash internal regulation mode may lead to power-on-reset when in STANDBY and LPU modes
ERR010963	Flash: Memory accesses may be corrupted when flash is operating between 33MHz and 75MHz
ERR007991	FLASH: Rapid Program or Erase Suspend fail status
ERR008759	FlexCAN: FD frame format not compliant to the new ISO/CD 11898-1: 2014-12-11
ERR010595	FlexCAN: FLEXCAN1-7 modules will not work unless the Fast External Oscillator (FXOSC) clock source is enabled
ERR050246	FlexCAN: Receive Message Buffers may have its Code Field corrupted if the Receive FIFO function is used
ERR010368	FlexCAN: Transition of the CAN FD operation enable bit may lead FlexCAN logic to an inconsistent state.
ERR010620	FlexRay: The FS80 clock source should not be selected for the FlexRay protocol clock when the MCU clocking is configured for Linear Dynamic Frequency Scaling
ERR050119	FlexRay: Disabling of FlexRay Message Buffer during the STARTUP Protocol State takes longer than expected three Slots
ERR008770	FlexRAY: Missing TX frames on Channel B when in dual channel mode and Channel A is disabled
ERR010413	HSM: HSM RAM initialization clock out of specification when Accelerated Low Power Exit is enabled with FMPLL = 160MHz
ERR008883	HSM: Input Output Control enables pad and alternative pad
ERR008180	HSM: e200z0 Nexus interface DQTAG implemented as variable length field in DQM message
ERR010118	HSM: TRNG can only select FIRC for clock source
ERR009335	IAHB: Default programming of Intelligent AHB Gasket pending read optimisation can lead to masters stalling or receiving incorrect or spurious data
ERR008938	LINFlexD: Corruption of Tx data in LIN mode with DMA feature enabled (applicable to LIN1)
ERR008933	LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set
ERR008080	LINFlexD: TX pin gets set to High-Z when in IDLE state

Table continues on the next page...

Table 1. Errata and Information Summary (continued)

Erratum ID	Erratum Title
ERR008939	LINFlexD: Tx through DMA can be re-triggered after abort in LIN/UART modes or can prematurely end on the event of bit error with LINCR2[IOBE] bit being set in LIN mode (applicable only for LIN1)
ERR010141	LPU: LPU_RUN mode system clock must be preconfigured for undivided FIRC prior to LPU_STANDBY entry
ERR010132	LPU: Mode transition to LPU_STOP or LPU_STANDBY may not complete
ERR010609	MC_CGM: CLKOUT_0 and CLKOUT_1 may stop if the clock selection is changed when configured for divide by 2
ERR010440	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if a reset is asserted.
ERR010361	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if EXR is asserted.
ERR010362	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if any LVD is asserted or PORST goes low
ERR009200	MC_ME and LPU: JTAG TCK pin must be configured to ensure successful exit from STANDBY and LPU modes
ERR010323	MC_ME: The transition from DRUN/RUN mode to STANDBY will not complete if a wake-up is triggered in a 50nS window.
ERR008871	ME: In STANDBY/LPU STANDBY modes, if FIRC is disabled all 256kB of STANDBY RAM is retained
ERR008898	ME:For a supply voltage of greater than 5.3V the MCU may be reset during a LPU_STANDBY to LPU_RUN mode transition
ERR008880	MEMU: After exit from LPU RUN mode, the MEMU_PROT registers are uninitialized which may impact the usage of MEMU
ERR050195	MEMU_0: MEMU_0 operation is impacted with a particular MC_CGM system divider configuration.
ERR008870	NEXUS: Mutli core tracing using NEXUS3 gives corrupted traces for the case when the cores are in the ratio of 2:1
ERR009135	NPC: LPM Debug handshake does not work for STOP Mode using all TCK frequencies
ERR010603	NPC: Nexus Port Controller (NPC) must be enabled to allow mode changes during debug
ERR010723	NPC: Repeated Nexus3 Debug Status messages can be observed if more than one master (including a device core) is active and the core is subsequently disabled
ERR010340	NZxC3: ICNT and HIST fields of a Nexus message are not properly reset following a device reset
ERR010396	PASS: Password challenge to PASS fails while program erase ongoing in any block in memory partition 0
ERR009873	PFLASH: Calibration remap to flash memory not supported on 16KB and 32KB flash blocks in address range 0x00F90000-0x00FBFFFF
ERR010789	PFLASH:EEPROM ECC error suppression is not supported on 16KB and 32KB flash blocks in the address range 0x00F90000-0x00FBFFFF
ERR050130	PIT: Temporary incorrect value reported in LMTR64H register in lifetimer mode
ERR011321	PIT_RTI: Generates false RTI interrupt on re-enabling
ERR010590	PLL: Might remain unlocked when enabled after Standby or power on
ERR050467	PLL: Possible loss of lock when using the PLL bypass calibration mode
ERR011096	SAI: Internal bit clock is not generated when RCR2[BCI]=1 or TCR2[BCI]=1
ERR011150	SAI: Internally generated receive or transmit BCLK cannot be re-enabled if it is first disabled when RCR2[DIV] or TCR2[DIV] > 0
ERR050144	SAI: Setting FCONT=1 when TMR>0 may not function correctly

Table continues on the next page...

Table 1. Errata and Information Summary (continued)

Erratum ID	Erratum Title
ERR011306	SAR ADC: Incorrect value of ADC power down exit delay evaluated by the formula given in PDED [PDED] field description
ERR050572	SIRC: Clock output may contain extra clock pulses
ERR008406	SMPU: Process Identifier region hit determination is not available in debug mode
ERR050196	STANDBY EXIT: Device may not come out of reset if a short functional reset comes immediately after wakeup event.
ERR008902	STM: The STM Counter Register will not report count value when TEN is cleared
ERR009322	TDM: Erase of TDR flash block may be blocked by the TDM
ERR006308	USB: Host non-doubleword –aligned buffer address can cause host to hang on OUT Retry
ERR008868	WKPU: Wakeup Pads pull-ups cannot be enabled in Standby Mode

Table 2. Revision History

Revision	Changes
1	Initial revision
2 June 2016	<p>The following erratum was removed.</p> <ul style="list-style-type: none"> • ERR008179 <p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR009873 • ERR009978 • ERR009995 • ERR009996 • ERR010103 • ERR010118 • ERR010132 • ERR010141 • ERR010143 • ERR010214 • ERR010323 • ERR010361 • ERR010362 • ERR010368 • ERR010440 <p>The following errata were revised.</p> <ul style="list-style-type: none"> • ERR008933 • ERR009200
3, January 2018	<p>The following erratum was removed.</p> <ul style="list-style-type: none"> • ERR010214 <p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR008804 • ERR009028

Table continues on the next page...

Table 2. Revision History (continued)

Revision	Changes
	<ul style="list-style-type: none"> • ERR009135 • ERR009322 • ERR010215 • ERR010340 • ERR010396 • ERR010413 • ERR010452 • ERR010594 • ERR010595 • ERR010603 • ERR010609 • ERR010620 • ERR010723 • ERR010789 • ERR011046 • ERR011096 • ERR011150 <p>The following erratum was revised.</p> <ul style="list-style-type: none"> • ERR010143
4, March 2021	<p>The following erratum was removed.</p> <ul style="list-style-type: none"> • ERR010103 <p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR010385 • ERR010963 • ERR011235 • ERR011287 • ERR011293 • ERR011294 • ERR011295 • ERR011321 • ERR050090 • ERR050119 • ERR050130 • ERR050144 • ERR050154 • ERR050195 • ERR050196 • ERR050246 • ERR050467 • ERR050572 <p>The following erratum was revised.</p> <ul style="list-style-type: none"> • ERR010340
5, August 2021	<p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR006308 • ERR010542 • ERR010590 • ERR011306 • ERR050575 <p>The following errata were revised.</p>

Table continues on the next page...

Table 2. Revision History (continued)

Revision	Changes
	<ul style="list-style-type: none"> • ERR010963 • ERR011235 • ERR050246
6, March 2022	<p>The following erratum was revised.</p> <ul style="list-style-type: none"> • ERR050575

ERR009321: ADC: Conversions may fail if Pre-Sampling is enabled

Description: Analog to Digital conversions for ADC_0 and ADC_1 may fail if Pre-Sampling is enabled. In this case, the ADC output may be unreliable. The failure occurs at minimum sampling time and when the internal voltage sample selection (ADC_x_PSCR[PREVALn] = 0, 1 or 2) is configured for VSS_HV_ADCx, VDD_HV_ADCx/8 or VREFLx as pre-sample voltage (x = 0 or 1).

Workaround: For ADC_0 select one of the following workarounds

- Disable pre-sampling
- If pre-sampling is enabled increase sampling time to at least 375nS

For ADC_1 select one of the following workarounds

- Disable pre-sampling
- If pre-sampling is enabled select pre-sample voltage ADC_1_PSCR[PREVALn] = 3 (VDD_HV_ADC1_REF)
- If pre-sampling is enabled increase sampling time to at least 375nS

ERR008714: ADC: Conversions on an open channel with the presampling feature enabled do not return the expected results

Description: The analog-to-digital converter (ADC) presampling feature will precharge an ADC channel sample capacitor to an internal voltage. The internal voltage is selected by the Internal Voltage Selection for Presampling bit field (PREVAL0) of the ADC's Presampling Control Register (ADC_PSCR). The user has either the option of sampling an ADC reference voltage rail (VDD) or a ground (VSS). If the convert presampled value bit (PRECONV) of the ADC_PSCR register is cleared (ADC_PSCR[PRECONV]=0b0) then the presampling stage is followed by the sampling of the ADC channel input and then the conversion is performed. If the user has selected VSS as the internal sample voltage when this is done on an open or unconnected channel, the conversion result will be closer to 1000 when it is expected to be 0. If the user has selected VDD as the internal voltage the conversion result will be closer to 2000 rather than 4095. If ADC_PSCR[PRECONV]=0b1 then sampling of the ADC channel input is bypassed and the presampled voltage is converted directly. This conversion result is close to the expected value for the presampled voltage.

Workaround: Do not expect conversion result to be close to zero or full-scale on an open channel with presampling enabled and ADC_PSCR[PRECONV] = 0b0.

ERR008804: ADC: Setting the DMA request to be cleared on read of data registers does not work

Description: The Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) can generate DMA requests to the DMA controller. If the DMA Clear sequence enable bit in the ADC DMA Enable register (ADC_DMAE[DCLR]) is set to 0b1 the DMA request should be cleared upon a read of the data registers but it is cleared automatically without a read.

Workaround: Do not use the ADC module with the DMA request cleared on read of data registers enabled, ADC_DMAE[DCLR]=0b1. Instead configure ADC_DMAE[DCLR]=0b0. With DMA enabled, the request will only be cleared once the DMA controller acknowledges it and accesses the conversion data register.

ERR009028: C55FMC: Possibility of a false Address Encode Error during flash read-while-write operation

Description: The Address Encode Error (AEE) logic compares the system bus access address (external to flash) with the flash array address (internal to flash) and under normal operation they should match. During flash read-while-write operations (RWW), it is possible for a Program or Erase operation to corrupt the Address Encode feature of the flash, and falsely give an AEE event. The false AEE event only occurs for RWW operations to partitions in the Low, Mid or High address spaces, and will only occur if the read and write occur both in Even RWW partitions (i.e. 0, 2, 4), or if the read and write occur both in Odd RWW partitions (i.e. 1, 3, 5).

The AEE event is mapped to FCCU non-critical fault 38 (NCF[38]) and the default configuration is no reaction. Note it is possible to configure a long or short reset to react to an AEE event.

Reads to even numbered RWW partitions while writing to odd numbered RWW partitions will not trigger this false AEE condition. Likewise, reads to odd numbered RWW partitions while writing to even numbered RWW partitions will not trigger this false AEE condition.

Reads and Writes to 256K blocks, do not show the address encode corruption issue.

Read Data and ECC Parity bits returned for these Reads while writing are valid and not corrupted.

Workaround: The user should be aware that a false AEE event could be flagged for the erratum condition. The default state of the MCU will not react to such an AEE event so the user need only manage the event if,

- (A) the application software is reading and handling the C55FMC_MCR[AEE] flag, or
- (B) the application software configures the FCCU to react to such an AEE event.

ERR050154: Clocking: Device operation is impacted with a particular MC_CGM system divider configuration.

Description: BAF issues SWT0 timeout destructive reset if the below conditions are met:

- 1) MC_CGM divider configuration was programmed in application such that ratio of MC_CGM_SC_DC0[DIV] and MC_CGM_SC_DC5[DIV] is 1 and
- 2) Short functional reset is issued.

Workaround: Do not configure any functional reset source in MC_RGM_FESS to generate short functional reset in this clocking configuration.

ERR010143: CMP_0: At exit from STANDBY the output of Comparator 0 is configured to high-impedance

Description: Irrespective of the configuration of GPR_CTL[CMP0_STDBY] the output of the Comparator 0 (CMP0_O) will be configured to high-impedance when the MCU exits STANDBY. As a result the Comparator output value is not valid until the CMP_0 is reconfigured in the subsequent RUN mode.

Workaround: To retain the Comparator output value during STANDBY mode and during the STANDBY exit sequence to DRUN, the Pad Keeper function can be enabled at PMCDIG_RDCR[PAD_KEEP_EN].

For the case the Pad Keeper is enabled:

- (1) The Comparator 0 output will be static whilst in STANDBY mode.
- (2) The Pad Keeper function affects all outputs in the STBY_LPU power segment.

ERR011287: CMU: Sudden loss of clock does not signal the Fault Collection and Control Unit

Description: The Clock Monitor Unit (CMU) detects when a monitored clock frequency drops below a programmed threshold through the Frequency Less than Low Threshold (FLL) signal. This FLL signal is routed to the Fault Collection and Control Unit (FCCU) providing a mechanism to react to the clock fault. Due to it's implementation, the FLL signal will not be triggered when the monitored clock source suddenly stops.

Workaround: The CMU has an internal signal which is designed to give an indication that the monitored clock has dropped below 1/4 of the reference clock CLKMTO_RMN. This provides an alternative means to detect the sudden loss of clock, however since this internal signal is not routed to the FCCU, the user software must periodically poll bitfield [3] of CMU_ISR register to detect a sudden loss of clock. Write '0b1' to clear the bitfield [3] of CMU_ISR after enabling CMU.

ERR050090: DSPI/SPI: Incorrect data may be transmitted in slave mode

Description: If the Serial Peripheral Interface (SPI or the Deserial/Serial Peripheral Interface) is operating in slave mode, incorrect or stale data may be transmitted in next transaction without underflow interrupt generation if the set up time of the Peripheral Chip Select (PCS) to the SPI Serial Clock (SCLK) is short and the transmit FIFO may become empty after one transaction.

This can occur if the PCS to SCK is less than:

$$4 \times \text{IPG_CLOCK_PERIOD} + 4 \times \text{DSPI_CLOCK_PERIOD} + 0.5 \times \text{SCK_CLOCK_PERIOD}$$

Where:

IPG_CLOCK is the internal bus clock ("system" clock)

DSPI_CLOCK is the protocol clock.

SCK_CLOCK is the Line-Side Serial Communication Clock.

Workaround: When operating in slave mode, software must ensure that the time interval between PCS assertion to start of SCK Clock is greater than $4 \times \text{IPG_CLOCK_PERIOD} + 4 \times \text{DSPI_CLOCK_PERIOD} + 0.5 \times \text{SCK_CLOCK_PERIOD}$.

To meet this requirement, the Master SPI can either lengthen the PCS to SCK assertion time or decrease the frequency of the communication interface, or both.

ERR009996: DSPI0 and DSPI1: Frame transfer does not restart after DSI frame matches preprogrammed value

Description: In the Deserial Serial Peripheral Interface module, in the scenario when:

1. Master/slave mode select bit of module configuration register is set ($\text{MCR}[\text{MSTR}] = 0b1$) to configure the module in master mode
2. Deserial Serial Interface (DSI) communication is selected via DSPI Configuration field (DCONF) in the Module Configuration Register ($\text{MCR}[\text{DCONF}] = 0b01$)
3. Preprogrammed value for data match with received DSI frame is configured using DSI De-serialized Data Polarity Interrupt Register (DPIR) and DSI De-serialized Data Interrupt Mask Register (DIMR)
4. Data Match Stop (DMS) bit of DSI configuration register0 is set ($\text{DSICR0}[\text{DMS}] = 0b1$) which stops DSI frame transfer in case of a data match with a preprogrammed value
5. DSI frame is received with bits matching preprogrammed value.

Under these conditions, the next frame transfer is stopped, DSI Data Received with Active Bits bit of status register is set ($\text{SR}[\text{DDIF}] = 0b1$) and the corresponding DDIF interrupt is asserted. Even after the interrupt is serviced and $\text{SR}[\text{DDIF}]$ is reset, the frame transfer does not restart.

Workaround: DSI frame transfer stop in case of DSI data match condition should be disabled. For this, keep the data match stop bit of DSI configuration register 0 de-asserted ($\text{DSICR0}[\text{DMS}] = 0b0$)

ERR009995: DSPI0 and DSPI1: Frame transfer does not restart in case of DSI parity error in master mode

Description: In the Serial Peripheral Interface module, in the scenario when:

1. Master/slave mode select bit of module configuration register is set ($\text{MCR}[\text{MSTR}] = 0b1$) to configure the module in master mode
2. Deserial Serial Interface (DSI) communication is selected via DSPI Configuration field (DCONF) in MCR ($\text{MCR}[\text{DCONF}] = 0b01$)
3. Parity reception check on received DSI frame is enabled by setting Parity Enable bit (PE) of DSI configuration register 0 ($\text{DSICR0}[\text{PE}] = 0b1$)
4. Parity Error Stop (PES) bit of DSI configuration register0 is set ($\text{DSICR0}[\text{PES}] = 0b1$) which stops DSI frame transfer in case of parity error
5. Parity error is detected on received frame

Then the next frame transfer is stopped, DSI parity error flag bit of status register is set ($\text{SR}[\text{DPEF}] = 0b1$) and the corresponding DSI parity error interrupt is asserted. Even after the interrupt is serviced and $\text{SR}[\text{DPEF}]$ is reset, the frame transfer does not restart.

Workaround: DSI frame transfer stop in case of parity error detection should be disabled. For this, keep the parity error stop bit of DSI configuration register0 de-asserted (DSICR0 [PES]=0b0).

ERR010215: DSPI0/1 and SPI0/3 : Frame transfer does not restart in case of SPI parity error in master mode

Description: In the Deserial Serial Peripheral Interface (DSPI) module, in the scenario when:

1. Master/slave mode select bit (MSTR) of Module Configuration register (MCR) is set (MCR[MSTR]=0b1) to configure the module in master mode
2. SPI communication is selected via DSPI Configuration field (DCONF) in MCR (MCR[DCONF] = 0b00)
3. Parity reception check on received frame is enabled by setting the Parity Enable or Mask tASC delay (PE_MASC) bit of DSPI PUSH FIFO Register In Master Mode (PUSHR), i.e. PUSHR[PE]=0b1.
4. Parity Error Stop bit (PES) of MCR is set (MCR[PES]=0b1) which stops SPI frame transfer in case of parity error
5. Parity error is detected on received frame.

Then the next frame transfer is stopped, the SPI Parity Error Flag bit (SPEF) of the DSPI Status Register (DSPI_SR) is set (SR[SPEF] =0b1) and the corresponding SPI parity error interrupt is asserted. Even after the interrupt is serviced and SR[SPEF] is reset, the frame transfer does not restart.

Workaround: Do not use SPI frame transfer stop in case of parity error detection for SPI transmission in master mode. For this, keep the Parity Error Stop bit of Module Configuration Register de-asserted (MCR[PES] = 0b0).

ERR010542: DSPI: Transmit, Command, and Receive FIFO fill flags in status register is not cleared when DMA is improperly configured

Description: The Deserial/Serial Peripheral Interface Transmit, Receive, and Command First In/First Out (FIFO) buffers can request additional information to be transferred via the Direct Memory Access (DMA) module when either the Transmit, Receive, or Command FIFO Fill/Drain Flags are set in the DSPI Status Register (SR[TFFF/RDFD/CMDFFF]). However, the Command/Transmit Fill Flag only indicates that at least 1 location in the FIFO is available to be written. It does not indicate that the FIFO is empty. Similarly, Receive FIFO fill flag only indicates at least 1 location of the FIFO is available to be read. It does not indicate that the FIFO is full. If the DMA is configured to transfer more than 1 FIFO location size of data, the FIFO Fill Flags may not be properly cleared indicating that the FIFO is not full even when the FIFO is actually full (for Transmit and Command FIFO) and not empty when the FIFO is actually empty (for Receive FIFO).

Workaround: Properly configure the DMA to fill the Transmit, Receive, and Command FIFOs only one FIFO location, in other words, up to 2 bytes, at a time to each of the FIFOs.

Use the DMA loop to transfer more data if needed.

ERR010385: e200z4: Incorrect branch displacement at 16K memory boundaries

Description: The branch target address will be incorrectly calculated in the e200z4 core under the following conditions (all conditions must be matched):

- The first full instruction in a 16 Kbyte section/page of code is a 32-bit long branch with a branch displacement value with the lower 14 bits of the displacement exactly 0x3FFE
- And this branch instruction is located at byte offset 0x0002 in the section/page
- And the preceding instruction is a 32-bit length instruction which is misaligned across the 16K boundary
- And both instructions are dual-issued

Under these conditions, the branch target address will be too small by 32Kbytes.

Workaround: After software is compiled and linked, code should be checked to ensure that there are no branch instructions located at address 0x2 of any 16K memory boundary with the lower 14 bits of the displacement equal to 0x3FFE if preceded a 32-bit instruction that crosses the 16K memory boundary. If this sequence occurs, add a NOP instruction or otherwise force a change to the instruction addresses to remove the condition.

A tool is available on nxp.com that can be run to examine code for this condition, search for `branch_displacement_erratum_10385_checker`.

ERR010452: eDMA: When master ID replication is enabled, the stored ID and privilege level will change if read by another master.

Description: When master ID replication is enabled (`DMA_DCHMIDn[EMI]=1`), the `DMA_DCHMIDn[PAL]` and `DMA_DCHMIDn[MID]` fields should reflect the privilege level and master ID respectively of the master that wrote the `DMA_TCDn_CSR[DONE:START]` byte. However, if a different master reads the `DMA_TCDn_CSR[DONE:START]` byte, the master ID and privilege level will incorrectly change to this read access.

Workaround: Only allow the intended master ID replication core to access the `DMA_TCDn_CSR[DONE:START]` byte.

ERR011235: EMIOS: Any Unified Channel running in OPWMB or OPWMCB mode may function improperly if the source counter bus is generated by Unified channel in MC mode

Description: The Unified channel (UC) configured in Center Aligned Output Pulse Width Modulation Buffered (OPWMCB) or Output Pulse Width Modulation Buffered (OPWMB) modes is not working properly when it is sourced from the UC configured in Modulus Counter (MC) mode by setting the eMIOS Channel Control Register (`EMIOS_CCR`) `MODE` bitfield to 0x10 or 0x11 and any of its pre-scalers (internal or global) divider ratio is higher than 1.

Workaround: When a counter bus is generated by the UC set in the MC mode with any pre-scaler (internal or global) divider ration higher than 1, don't use this counter bus for the UC set in OPWMCB or OPWMB mode.

ERR050575: eMIOS: Any Unified Channel running in OPWMCB mode may function improperly if the lead or trail dead time insertion features is used and its timebase is generated by Unified channel in MCB mode

Description: The Unified channel (UC) configured in Center Aligned Output Pulse Width Modulation Buffered (OPWMCB) mode is not working properly when:

1. It's timebase is sourced from the UC configured in Modulus Counter Buffered (MCB) mode.
2. The lead or trail dead time insertion features is used.
3. Its channel prescaler is different than timebase channel prescaler.

Workaround: Channel configured in OPWMCB mode with lead or trail dead time insertion features enabled must have channel prescaler equal to the timebase channel prescaler configured in MCB mode.

ERR011293: EMIOS: For any UC operating in OPWFMB mode the Channel Count register should not be written with a value greater than Channel B Data register value

Description: For any Unified Channel (UC) running in Output Pulse-Width and Frequency Modulation Buffered (OPWFMB) mode, Channel Control Register MODE bitfield = 7'h1011000 or 7'h1011010, the internal counter runs from 0x1 to Channel B Data register value.

The internal counter can be overwritten by software using the Channel Count register during 'freeze' operation.

If a counter wrap occurs due to overwriting of the counter with a value greater than its expiry value (B Data Register value); than the output signal behavior cannot be guaranteed.

Workaround: For any UC operating in OPWFMB mode the Channel Count register should not be written with a value greater than Channel B Data register value.

ERR011295: EMIOS: In OPWFMB mode, A1/B1 registers do not get reloaded with A2/B2 register values if counter value returns 0x1 after counter wrap condition

Description: In Output Pulse-Width and Frequency Modulation Buffered (OPWFMB) mode, A1/B1 registers do not get reloaded with A2/B2 register values if counter value returns 0x1 after counter wrap condition.

In order to avoid the counter wrap condition make sure internal counter value is within the 0x1 to B1 register value range when the OPWFMB mode is entered. Also overwriting of Channel Count register by forcing 'freeze' in OPWFMB mode should not take internal counter outside 0x1 to B register value.

Workaround: In order to avoid the counter wrap condition:

1. Make sure internal counter value is within the 0x1 to (B1 register) value range when the OPWFMB mode is entered.
2. Overwrite of Channel Count register by forcing 'freeze' in OPWFMB mode should not be outside the range of 0x1 to (B register) value.

ERR011294: EMIOS: OPWFMB and MCB mode counter rollover resets the counter to 0x0 instead of 0x1 as mentioned in the specification

Description: When the enhanced Modular Input/Output System (eMIOS) is used in Output Pulse-Width and Frequency Modulation Buffered (OPWFMB) or Modulus Counter Buffered (MCB) modes, when the counter rolls over, the counter returns to 0x0 instead of 0x1 as specified in the reference manual.

Workaround: In order to avoid the counter wrap condition:

1. Make sure internal counter value is within the 0x1 to (B1 register) value range when the OPWFMB mode is entered.
2. Overwrite of Channel Count register by forcing 'freeze' in OPWFMB mode should not be outside the range of 0x1 to (B register) value.

ERR009978: eMIOS: Unexpected channel flag assertion during GPIO to MCB mode transition

Description: When changing an Enhanced Modular IO Subsystem (eMIOS) channel mode from General Purpose Input/Output (GPIO) to Modulus Counter Buffered (MCB) mode, the channel flag in the eMIOS Channel Status register (eMIOS_Sn[FLAG]) may incorrectly be asserted. This will cause an unexpected interrupt or DMA request if enabled for that channel.

Workaround: In order to change the channel mode from GPIO to MCB without causing an unexpected interrupt or DMA request, perform the following steps:

- (1) Clear the FLAG enable bit in the eMIOS Control register (eMIOS_Cn[FEN] = 0).
- (2) Change the channel mode (eMIOS_Cn[MODE]) to the desired MCB mode.
- (3) Clear the channel FLAG bit by writing '1' to the eMIOS Channel Status register FLAG field (eMIOS_Sn[FLAG] = 1).
- (4) Set the FLAG enable bit (eMIOS_Cn[FEN] = 1) to re-enable the channel interrupt or DMA request reaction.

ERR009328: ENET: Not possible to set the entire range of the ENET Timer Compare Capture Register (ENET_TCCR0[TCC] and ENET_TCCR1[TCC])

Description: It is not possible to set the ENET Timer Capture Compare range ENET_TCCRn[TCC] to zero or close to zero.

n=0 or 1

Workaround: The range set for the ENET_TCCRn[TCC] needs to be restricted to the following range

$ENET_ATINC[INC] \leq TCC \leq (ENET_ATPER[PERIOD] - ENET_ATINC[INC])$

Note: If restriction is not followed the associated event/interrupt may not be generated

ERR007885: ENET: Potential sequencing issue with TDAR in Multi-Queue mode

Description: When the 10/100-Mbps Ethernet Media Access Control (ENET MAC) module is in Multi-queue mode, there is a potential sequencing issue between the module clearing the ENET Transmit Descriptor Active Register (ENET_TDARn_TDAR) bit and the software setting it. This can cause the module to hang.

Workaround: ENET_TDARn_TDAR should be set by software after it is cleared by the ENET. This is achieved by introducing a short delay after a new Transmit Buffer Descriptor (TxBd) is prepared and written into a designated memory.

- Software prepares a new TxBd and stores/writes it into a designated memory
- Software introduces a delay by reading the relevant ENET_TDARn_TDAR 4 times as shown by the following pseudo-code :

```
For (i=0; i<4; i++) // 4 Reads should be sufficient
{
//Read TDAR
If (TDAR == 0)
{
tdar_trigger = 1
exit_for_loop
}
else
tdar_trigger = 0
end
}
If (tdar_trigger)
Set TDAR = 1 (i.e., set ENET_TDARn_TDAR to 1)
Else
Do_nothing (i.e., don't trigger TDAR)
End
```

Therefore the software can set the TDAR bit as soon as it is detected as zero.

ERR010594: ENET: The ENET1 (Ethernet) module does not function unless the Peripheral control register (MC_ME_PCTL6) is enabled .

Description: The Ethernet module ENET1 does not function unless the MLB Peripheral control register (MC_ME_PCTL6) is enabled. This does not apply to ENET0.

Workaround: Enable MC_ME_PCTL6 if using the ENET1 module.

ERR011046: ENET: The timer mode ENETx_TCSRn[TMODE] settings 1010 and 1001 are unusable

Description: The following timer modes are unavailable in ENET0_TCSRn[TMODE] and ENET1_TCSRn[TMODE]:

1010: Timer Channel is configured for Output Compare – clear output on compare, set output on overflow.

1001: Timer Channel is configured for Output Compare – set output on compare, clear output on overflow.

Workaround: The user must refrain from using these timer modes when using ENET0 and ENET1, and instead use another available mode.

ERR008042: FCCU: EOUT signals are active, even when error out signaling is disabled

Description: Every time the Fault Collection and Control Unit (FCCU) moves into fault state caused by an input fault for which the error out reaction is disabled (FCCU_EOUT_SIG_ENn[EOUTENx]=0), the Error Out 1 and 2 (EOUT[0] and EOUT[1]) will become active for a duration of 250 us plus the value programmed into the FCCU Delta Time register (FCCU_DELTA_T[DELTA_T]). EOUT is not affected if the FCCU moves into the alarm state that generates an interrupt (IRQ), if the Fault is cleared before the alarm timeout.

This erratum does not affect the outputs of other pins (for example, for communication modules like CAN/Flexray). Only the EOUT signal is impacted.

Workaround: There are three possible workarounds:

- 1) Enable EOUT signaling for all enabled error sources.
- 2) In case external device (which evaluates EOUT) can communicate with the MCU, the following procedure could be used:
 - a) Program any duration of EOUT as per application needs (FCCU_DELTA_T[DELTA_T])
 - b) For faults requiring error out reaction, the software shall validate EOUT via separate communication channel (like I2C) while EOUT is asserted.
 - c) External device shall implement a timeout mechanism to monitor EOUT validation by separate channel.
 - d) Following scenarios shall be considered as valid EOUT reactions:
 - d1) Validation is performed while EOUT is asserted
 - d2) Timeout occurs but no validation and EOUT is still asserted.
- 3) In case external device (which evaluates EOUT) cannot communicate with the MCU, following procedure could be used:
 - a) Program the error out duration to a duration x (FCCU_DELTA_T[DELTA_T]).
 - b) For faults requiring error out reaction, clear the fault after the pin has continued to be asserted for a longer duration (for example 2*duration x). This will artificially create a long pulse on EOUT.
 - c) For faults which do not require error out reaction, clear the fault within duration x. This will artificially create a short pulse on EOUT.

- d) External device should ignore short pulse of duration x while recognizing longer pulses as valid reaction.
- e) While clearing the fault, the associated software shall check the pending faults.

ERR009076: FCCU: Fault Collection and Control Unit glitch filter behavior is indeterministic

Description: The FCCU Error In (EIN) signal is asynchronous to the FCCU glitch filter and as there is no synchronisation logic between these domains there is a possibility of metastability leading to indeterministic filter behaviour.

Workaround: As the behavior of the FCCU glitch filter may be unpredictable it must be bypassed at FCCU_CTRL[FILTER_BYPASS]. If the EIN signal is required an external glitch filter should be implemented.

ERR008901: Flash: Flash internal regulation mode may lead to power-on-reset when in STANDBY and LPU modes

Description: For the case when a long functional reset or destructive reset is asserted in STANDBY and LPU modes this may lead to a POR (power-on-reset). This issue is only observed when the flash is configured for internal regulation mode. When the flash is supplied externally this issue is not observed.

Workaround: In the event of a reset the application software has to restart so the POR should not add to this overhead.

ERR010963: Flash: Memory accesses may be corrupted when flash is operating between 33MHz and 75MHz

Description: Error Correction Code (ECC) errors may be generated in the flash due to corrupted data when all of the following conditions are met:

- The flash operating frequency is greater than 33MHz and less than or equal to 75MHz
- Read Wait State Control (PFLASH_PFCR1[RWSC]) = 2 and Address Pipeline Control (PFLASH_PFCR1[APC]) = 1
- Pipelined reads which are executed between the UTEST flash block and any other flash block. Pipelined reads are overlapping reads, where before the previous read is completed a new read is requested.

Device has UTEST memory space and remaining flash area is the main array memory space. This issue condition occurs if pipelined reads are executed between UTEST and the main array space. If pipelined reads are executed between UTEST and UTEST memory space or between main array and main array memory space, this issue condition will not be seen.

Workaround: When the flash clock frequency is greater than 33MHz and less than or equal to 75MHz configure PFLASH_PFCR1[RWSC] = 2 and PFLASH_PFCR1[APC] = 0. The configuration for all other flash clock frequencies is specified in the MCU datasheet.

ERR007991: FLASH: Rapid Program or Erase Suspend fail status

Description: If a flash suspend operation occurs during a 5us window during a verify operation being executed by the internal flash program and erase state machine, and the suspend rate continues at a consistent 20us rate after that, it is possible that the flash will not exit the program or erase operation. A single suspend during a single program or erase event will not cause this issue to occur.

Per the flash specification, a flash program or erase operation should not be suspended more than once every 20 us, therefore, if this requirement is met, no issue will be seen. IF the suspend rate is faster than 20 us continuously, a failure to program/erase could occur.

Workaround: When doing repeated suspends during program or erase ensure that suspend period is greater than 20us.

ERR008759: FlexCAN: FD frame format not compliant to the new ISO/CD 11898-1: 2014-12-11

Description: This version of the device implements a Flexible Controller Area Network (FlexCAN) module version that implements a Flexible Data (CAN-FD) frame format according to ISO/WD 11898-1: 2013-12-13. However, it is not compliant with the new ISO/CD 11898-1: 2014-12-11 format. The frame format was updated during the ISO standardization process.

The limitations are the following:

- the FD frame format is incompatible, the Cyclic Redundancy Check [CRC] does not include the added stuff bit count field
- the FD CRC computation is incompatible, a different seed value is used.

As a consequence this device is not suitable for use in CAN-FD networks that use the new FD frame format according to ISO/CD 11898-1: 2014-12-11.

FlexCAN3 with CAN FD feature enabled is affected by this defect.

Workaround: Use CAN-FD mode in networks that only includes devices that conform to the ISO/WD 11898-1: 2013-12-13 frame format.

The Classic CAN mode is unaffected and can be used without restrictions.

ERR010595: FlexCAN: FLEXCAN1-7 modules will not work unless the Fast External Oscillator (FXOSC) clock source is enabled

Description: FLEXCAN modules 1-7 will not work unless the Fast External Oscillator (FXOSC) clock source is enabled on the device.

Workaround: The FXOSC clock should be enabled before using FLEXCAN1-7 modules by setting the Oscillator Enable bit (FXOSCON) in the active mode configuration register (MC_ME_xxxx_MC).

ERR050246: FlexCAN: Receive Message Buffers may have its Code Field corrupted if the Receive FIFO function is used

Description: If the Code Field of a Receive Message Buffer is corrupted it may deactivate the Message Buffer, so it is unable to receive new messages. It may also turn a Receive Message Buffer into any type of Message Buffer as defined in the Message buffer structure section in the device documentation.

The Code Field of the FlexCAN Receive Message Buffers (MB) may get corrupted if the following sequence occurs.

- 1- A message is received and transferred to an MB (i.e. MBx)
- 2- MBx is locked by software for more than 20 CAN bit times (time determines the probability of erratum to manifest).
- 3- SMB0 (Serial Message Buffer 0) receives a message (i.e. message1) intended for MBx, but destination is locked by the software (as depicted in point 2 above) and therefore NOT transferred to MBx.
- 4- A subsequent incoming message (i.e. message2) is being loaded into SMB1 (as SMB0 is full) and is evaluated by the FlexCAN hardware as being for the FIFO.
- 5- During the message2, the MBx is unlocked. Then, the content of SMB0 is transferred to MBx and the CODE field is updated with an incorrect value.

The problem does not occur in cases when only Rx FIFO or only a dedicated MB is used (i.e. either RX MB or Rx FIFO is used). The problem also does not occur when the Enhanced Rx FIFO and dedicated MB are used in the same application. The problem only occurs if the FlexCAN is programmed to receive in the Legacy FIFO and dedicated MB at the same application.

Workaround: This defect only applies if the Receive FIFO (Legacy Rx FIFO) is used. This feature is enabled by RFEN bit in the Module Control Register (MCR). If the Rx FIFO is not used, the Receive Message Buffer Code Field is not corrupted.

If available on the device, use the enhanced Rx FIFO feature instead of the Legacy Rx FIFO. The Enhanced Rx FIFO is enabled by the ERFEN bit in the Enhanced Rx FIFO Control Register (ERFCR).

The defect does not occur if the Receive Message Buffer lock time is less than or equal to the time equivalent to 20 x CAN bit time.

The recommended way for the CPU to service (read) the frame received in a mailbox is by the following procedure:

1. Read the Control and Status word of that mailbox.
2. Check if the BUSY bit is deasserted, indicating that the mailbox is not locked. Repeat step 1) while it is asserted.
3. Read the contents of the mailbox.
4. Clear the proper flag in the IFLAG register.
5. Read the Free Running Timer register (TIMER) to unlock the mailbox

In order to guarantee that this procedure occurs in less than 20 CAN bit times, the MB receive handling process in software (step 1 to step 5 above) should be performed as a 'critical code section' (interrupts disabled before execution) and should ensure that the MB receive handling occurs in a deterministic number of cycles.

ERR010368: FlexCAN: Transition of the CAN FD operation enable bit may lead FlexCAN logic to an inconsistent state.

Description: The activation or deactivation of the CAN FD operation by setting or clearing the FDEN bit of the CAN_MCR register or by setting the FlexCAN soft reset bit (SOFTRST) of the CAN_MCR register when the FDEN bit is enabled may cause an internal FlexCAN register to become metastable. As result, the first CAN frame, transmitted or received, may have corrupted data (ID and payload). However, even though the data is corrupted, a valid CAN frame is transmitted because the Cyclic Redundancy Check (CRC) calculation is based on the corrupted data. During reception the data is corrupted internally after the CRC bits have been checked and therefore this corrupted data may be stored in a reception message buffer. After the first CAN frame, all subsequent frames are transmitted and received correctly.

Workaround: Perform the following steps to set the FDEN bit:

1. If FlexCAN is already in freeze mode, go to step 3, otherwise set the HALT and FRZ bits of the CAN_MCR register.
2. Wait the FRZACK bit of the CAN_MCR register to be set by the hardware.
3. Set the LPB (Loop Back Mode) bit of the CAN_CTRL1 register.
4. Configure only one message buffer to be transmitted. The frame should be a classical one (non-FD) with IDE =0, RTR =1 DLC =0x5 and STD_ID =0x682.
5. Set the FDEN bit of the CAN_MCR register.
6. Clear the HALT bit of the MCR register to leave freeze mode.
7. Wait the FRZACK bit of the CAN_MCR register to be cleared by the hardware.
8. Wait the respective bit of the CAN_IFLAG register to be set (successfully transmission in loop back mode).
9. Clear the respective bit of the CAN_IFLAG register by writing 1.
10. Set the HALT and FRZ bits of the CAN_MCR register.
11. Wait the FRZACK bit of the CAN_MCR register to be set by the hardware.
12. Clear the LPB (Loop Back Mode) bit of the CAN_CTRL1 register.

Perform the following steps to apply a soft reset or clear the FDEN bit:

1. If FlexCAN is already in freeze mode, go to step 3, otherwise set the HALT and FRZ bits of the CAN_MCR register.
2. Wait the FRZACK bit of the CAN_MCR register to be set by the hardware.
3. Set the SOFTRST bit of the CAN_MCR register.
4. Wait the SOFTRST bit of the CAN_MCR register to be cleared by the hardware.
5. Set again the SOFTRST bit of the CAN_MCR register.
6. Wait the SOFTRST bit of the CAN_MCR register to be cleared by the hardware.

ERR010620: FlexRay: The FS80 clock source should not be selected for the FlexRay protocol clock when the MCU clocking is configured for Linear Dynamic Frequency Scaling

Description: The FlexRay module protocol clock can be selected from the FXOSC clock (default) or the FS80 clock and this is configured at FR_MCR[CLKSEL]. When the MCU clock configuration is changed from the default state to the Linear DFS (Dynamic Frequency Scaling) clock mode, the FS80 must not be selected as the source for the FlexRay protocol clock.

Workaround: Prior to configuring the Linear DFS clock mode the user must select FXOSC for the FlexRay protocol clock.

ERR050119: FlexRay: Disabling of FlexRay Message Buffer during the STARTUP Protocol State takes longer than expected three Slots

Description: Disabling of FlexRay Message Buffer takes longer than the expected three Slots. This is observed, when software application tries to disable the Message Buffer during the FlexRay STARTUP protocol state (vPOC!State = POC:startup) when vPOC!StartupState = "initialize schedule" or "integration consistency check".

In this scenario, FlexRay Communication Controller keeps the specific Message buffer search results until the availability of next cycle start/segment start/slot start events and therefore prevent the disabling of Message Buffer.

Note:

1. All Message Buffers can be disabled immediately if FlexRay protocol state (vPOC!State) is in following States: "POC:default config", "POC:config", "POC:wakeup", "POC:ready", "POC:halt", "POC:startup" and (vPOC!StartupState = "POC:integration listen" or "POC: ColdStart-Listen").

2. All Message Buffers can be disabled within three slots, if FlexRay protocol state (vPOC!State) is in following states: "POC: Normal-Active" or "POC: Normal-Passive".

Workaround: Do not disable Message Buffer, while FlexRay is in STARTUP protocol State

ERR008770: FlexRAY: Missing TX frames on Channel B when in dual channel mode and Channel A is disabled

Description: If the FlexRay module is configured in Dual Channel mode, by clearing the Single Channel Device Mode bit (SCM) of the Module Control register (FR_MCR[SCM]=0), and Channel A is disabled, by clearing the Channel A Enable bit (FR_MCR[CHA]=0) and Channel B is enabled, by setting the Channel B enable bit (FR_MCR[CHB]=1), there will be a missing transmit (TX) frame in adjacent minislots (even/odd combinations in Dynamic Segment) on Channel B for certain communication cycles. Which channel handles the Dynamic Segment or Static Segment TX message buffers (MBs) is controlled by the Channel Assignment bits (CHA, CHB) of the Message Buffer Cycle Counter Filter Register (FR_MBCCFRn). The internal Static Segment boundary indicator actually only uses the Channel A slot counter to identify the Static Segment boundary even if the module configures the Static Segment to Channel B (FR_MBCCFRn[CHA]=0 and FR_MBCCFRn[CHB]=1). This results in the Buffer Control Unit waiting for a corresponding data acknowledge signal for minislot:N in the Dynamic Segment and misses the required TX frame transmission within the immediate next minislot:N+1.

Workaround: 1. Configure the FlexRay module in Single Channel mode (FR_MCR[SCM]=1) and enable Channel B (FR_MCR[CHB]=1) and disable Channel A (FR_MCR[CHA]=0). In this mode the internal Channel A behaves as FlexRay Channel B. Note that in this mode only the internal channel A and the FlexRay Port A is used. So externally you must connect to FlexRay Port A.

2. Enable both Channel A and Channel B when in Dual Channel mode (FR_MCR[CHA]=1) and FR_MCR[CHB]=1). This will allow all configured TX frames to be transmitted correctly on Channel B.

ERR010413: HSM: HSM RAM initialization clock out of specification when Accelerated Low Power Exit is enabled with FMPLL = 160MHz

Description: The HSM RAM will be clocked greater than the 80MHz maximum specification for the following configuration

- The HSM RAM initialization is enabled, and
- Accelerated Low Power Exit is configured to use the FMPLL at 160MHz

At the exit from low power mode prior to DRUN mode entry, the FMPLL will be preconfigured to run at 160MHz. In this phase prior to the DRUN mode the HSM RAM will be initialized with the 160MHz clock. This may result in the incorrect initialization of the HSM RAM and thus the reporting of ECC errors.

Workaround: For the erratum configuration described the HSM RAM clock specification can be adhered to if the FMPLL is preconfigured for 80MHz for the Accelerated Low Power Exit. Note the FMPLL must be configured in a RUN mode prior to the low power mode entry.

ERR008883: HSM: Input Output Control enables pad and alternative pad

Description: There is no way to select between the 2 ports available for each of the functions HSM_DO0 and HSM_DO1

HSM_IOCTL[DO_EN0] will enable output on PD[12] and PI[6]

HSM_IOCTL[DO_EN1] will enable output on PB[12] and PI[7]

Workaround: When enabling the HSM IO function the user must consider that each HSM output will require the allocation of 2 ports.

ERR008180: HSM: e200z0 Nexus interface DQTAG implemented as variable length field in DQM message

Description: The Hardware Security Module (HSM) core (e200z0) implements the Data Tag (DQTAG) field of the Nexus Data Acquisition Message (DQM) as a variable length packet instead of an 8-bit fixed length packet. This may result in an extra clock ("beat") in the DQM trace message depending on the Nexus port width selected for the device.

Workaround: Tools should decode the DQTAG field as a variable length packet instead of a fixed length packet.

ERR010118: HSM: TRNG can only select FIRC for clock source

Description: The user must not select FXOSC as a clock source for the HSM TRNG. The HSM TRNG clock source is selected at MC_CGM_AC3_SC[SELCTL].

Workaround: The user should select the FIRC for the HSM TRNG clock by clearing MC_CGM_AC3_SC[SELCTL] (this is the default setting)

ERR009335: IAHB: Default programming of Intelligent AHB Gasket pending read optimisation can lead to masters stalling or receiving incorrect or spurious data

Description: The eDMA, ENET_0/1, uSDHC, MLB, USB_0/1 and e200z2 masters can stall, receive wrong read data or get a spurious read access when the masters initiates a back-to-back read accesses and the first access is found to have an uncorrectable End-to-end Error Correction Code (e2eECC). This occurs when the pending read enabled optimization in the Intelligent AHB (IAHB) is enabled at the Bus Bridge Configuration Register PCM_IAHB_BEx[PRE_y], which is the default configuration out of reset.

Workaround: The following workaround are available for each master.

DMA:

- 1) Clear Pending Read Enable bit for the eDMA (PCM_IAHB_BE0[PRE_DMA]=0). Note: This workaround could have a small impact on performance
- 2) Set the Halt On Error bit DMA_CR[HOE] within the DMA. With this the bus error on the first access will be correctly handled, the DMA will disregard the second access and ignore all further DMA requests.

ENET0 and 1:

- 1) Clear Pending Read Enable bit for ENET_0 (PCM_IAHB_BE0[PRE_ENET]=0) and ENET_1 (PCM_IAHB_BE1[PRE_MLB]=0).

Note: This workaround could have a small impact on performance

uSDHC:

- 1) Clear Pending Read Enable bit for uSDHC (PCM_IAHB_BE1[PRE_uSDHC]=0).

Note: This workaround could have a small impact on performance

MLB:

- 1) Clear Pending Read Enable bit for MLB (PCM_IAHB_BE1[PRE_MLB]=0).

Note: This workaround could have a small impact on performance

USB_0 and USB_1:

- 1) Clear Pending Read Enable bit for USB_0 (PCM_IAHB_BE1[PRE_USB0]=0) and USB_1 (PCM_IAHB_BE1[PRE_USB1]=0).

Note: This workaround could have a small impact on performance

e200Z2:

- 1) Clear Pending Read Enable bit for Z2_INST (PCM_IAHB_BE2[PRE_Z2_INST]=0) and Z2_DATA (PCM_IAHB_BE2[PRE_Z2_DATA]=0).

Note: This workaround could have a small impact on performance

ERR008938: LINFlexD: Corruption of Tx data in LIN mode with DMA feature enabled (applicable to LIN1)

Description: The LINFlexD module is driven by two different clocks. The transmit/reception logic is controlled by the module clock (LIN_CLK) and register accesses are controlled by the peripheral bus clock (PBRIDGE_{Ex}_CLK). In LIN mode, the re-synchronization of the “Idle on bit error” between the two clocks may cause the Direct Memory Access (DMA) Finite State Machine inside the LINFlexD module to move to the idle state while a transmission is in process. This unwanted idle state transition could lead trigger a new DMA request, potentially overwriting the Buffer Identifier Register (BIDR) and the Buffer Data Registers (BDRL and BDRM).

Workaround: Do not enable the “Idle on bit error” of LIN Control Register 2 (ILINCR2[IOBE] = 0). Instead of using the “Idle on bit error”, use the bit error interrupt of LIN Interrupt Enable Register (LINIER[BEIE] = 1) to trigger an Interrupt service routine and force the LIN into idle mode through software if needed.

ERR008933: LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set

Description: When the LINFlexD module is configured as follows:

1. LIN (Local Interconnect Network) slave mode is enabled by clearing the Master Mode Enable bit in the LIN Control Register 1 (LINCR1[MME] = 0b0)
2. Auto synchronization is enabled by setting LIN Auto Synchronization Enable (LINCR1[LASE] = 0b1)

The LINFlexD module may automatically synchronize to an incorrect baud rate without setting the Sync Field Error Flag in the LIN Error Status register (LINESR[SFEF]) in case Sync Field value is not equal to 0x55, as per the Local Interconnect Network (LIN) specification.

The auto synchronization is only required when the baud-rate in the slave node can not be programmed directly in software and the slave node must synchronize to the master node baud rate.

Workaround: There are 2 possible workarounds.

Workaround 1:

When the LIN time-out counter is configured in LIN Mode by clearing the MODE bit of the LIN Time-Out Control Status register (LINTCSR[MODE]= 0x0):

1. Set the LIN state Interrupt enable bit in the LIN Interrupt Enable register (LINIER[LSIE] = 0b1)
2. When the Data Reception Completed Flag is asserted in the LIN Status Register (LINSR[DRF] = 0b1) read the LIN State field (LINSR[LINS])
3. If LINSR[LINS]= 0b0101, read the Counter Value field of the LIN Time-Out Control Status register (LINTCSR[CNT]), otherwise repeat step 2
4. If LINTCSR[CNT] is greater than 0xA, discard the frame.

When the LIN Time-out counter is configured in Output Compare Mode by setting the LINTCSR[MODE] bit:

1. Set the LIN State Interrupt Enable bit in the LIN Interrupt Enable register (LINIER[LSIE])
2. When the Data Reception Completed flag bit is asserted in the LIN Status Register (LINSR[DRF] = 0b1), read the LINSR[LINS] field
3. If LINSR[LINS]= 0b0101, store LINTCSR[CNT] value in a variable (ValueA), otherwise repeat step 2
4. Clear LINSR[DRF] flag by writing LINSR[LINS] field with 0xF
5. Wait for LINSR[DRF] to become asserted again and read LINSR[LINS] field
6. If LINSR[LINS] = 0b0101, store LINTCSR[CNT] value in a variable (ValueB), else repeat step 4
7. If ValueB – ValueA is greater than 0xA, discard the frame

Workaround 2:

Do not use the auto synchronization feature (disable with LINCR1[LASE] = 0b0) in LIN slave mode.

ERR008080: LINFlexD: TX pin gets set to High-Z when in IDLE state

Description: LINFlex drives the buffer enable signal for its transmit pin output (TX) to be '0' after transmitting the LIN frame. This causes the TX line to go to High-Z which will be an issue if the associated LIN transceiver has an internal "pull down".

Issue will also occur when module is configured in UART mode with the TX output pin becoming High-Z when idle.

Workaround: When operating in LIN mode, use a LIN transceiver with internal "pull up". If the transceiver has an internal "pull down", add an external "pull up".

When operating in UART mode, the issue can be worked around by enabling the internal pull up on the TX pin using the corresponding SIU_MSCR register.

ERR008939: LINFlexD: Tx through DMA can be re-triggered after abort in LIN/UART modes or can prematurely end on the event of bit error with LINCR2[IOBE] bit being set in LIN mode (applicable only for LIN1)

Description: The LINFlexD module is driven by two different clocks. The transmit/reception logic is controlled by the module clock (LIN_CLK) and register accesses are controlled by the peripheral bus clock (PBRIDGE_{EX}_CLK). Due to possible synchronization issue between the two clock domains, there is a possibility that DMA transmission get stuck due to DMA Finite State Machine doesn't go into idle. This may occur in one of the following conditions:

- if an abort request is triggered (LINCR2[ABRQ]=1) in LIN or UART modes
- if idle on bit error feature is enabled (LINCR2[IOBE]=1) in LIN mode, and a bit error occurs.

DMA state machine will not generate any transaction, waiting for data transmission flag LINSR[DTF] to be set which will never occur.

Workaround: If DMA is used:

- Bit error interrupt should be enabled through LINEIER[BEIE]. When an bit error interrupt is triggered, the interrupt service routine must either reset the DMA Tx channel enable (DMATXE) and the DMA Rx channel enable (DMARXE) registers
- if an abort is requested (LINCR2[ABRQ]=1) in LIN/UART mode, either reset DMATXE/DMARXE of LINFlexD after writing LINCR2 [ABRQ]

ERR010141: LPU: LPU_RUN mode system clock must be preconfigured for undivided FIRC prior to LPU_STANDBY entry

Description: If the LPU_RUN mode system clock is selected to be FXOSC or divided-FIRC when LPU_STANDBY mode is entered then the MCU may not return to LPU_RUN mode on a wake-up event.

In LPU_RUN mode the FXOSC or divided-FIRC can be used as the system clock, but the user must ensure that the undivided FIRC is selected as the system clock before the LPU_STANDBY mode transition is initiated.

Workaround: Prior to entering LPU_STANDBY select undivided FIRC as the LPU System Clock by configuring LPU_RUN_CF[SYS_CLK_SEL] = 0 and FIRC_CTL[FIRCDIV] = 5'b0.

ERR010132: LPU: Mode transition to LPU_STOP or LPU_STANDBY may not complete

Description: A mode transition from LPU_RUN to LPU_STOP or LPU_RUN to LPU_STANDBY may not complete if a wake-up or interrupt is received in a 5 FIRC clock window after the mode transition is requested. This is only applicable if the FIRC is disabled in LPU_STOP and LPU_STANDBY. In this scenario, the z2 core is stopped and if the System Watchdog Timer (SWT) is enabled, the SWT continues to run, the SWT will timeout and a SWT destructive reset will be triggered.

Workaround: The user can select one of the following workarounds:

1. Enable the SWT during LPU modes to enable recovery through destructive reset
2. Enable the FIRC in LPU_STOP and LPU_STANDBY

ERR010609: MC_CGM: CLKOUT_0 and CLKOUT_1 may stop if the clock selection is changed when configured for divide by 2

Description: If the clock out functionality is enabled on either CLKOUT_0 and/or CLKOUT_1 and is configured for divide by 2 (via MC_CGM_AC6_DC0[DE] and/or MC_CGM_CLKOUT1_DC0[DE] = 0b1), then if the clock selection for CLKOUT_0/CLKOUT_1 is changed via MC_CGM_AC6_SC[SELCTL]/MC_CGM_CLKOUT1_SC[SELCTL] register respectively or a Destructive, Functional (long/short) reset occurs then the clock out may stop. The following clock sources when selected are affected:

- FXOSC
- FXOSC divided
- FXOSC ANA Clk
- SXOSC
- SXOSC divided
- SIRC
- SIRC divided

- PLL_CLKOUT1
- PLL_CLKOUT2
- RTC_CLK
- CAN0 CHI clk (when driven by FXOSC, not affected when driven by FS80)
- CAN0 PE clk (when driven by FXOSC, not affected when driven by F40)

Workaround: Changing CLKOUT_0/CLKOUT_1 clock source selection value via software, resets all its corresponding dividers and recovers them.

Apply the following sequence after each reset for enabled CLKOUT_0/CLKOUT_1 clock dividers that are to be configured to divide by 2 for the application.

1. Disable the CLKOUT_0 and/or CLKOUT_1 clock divider by writing to MC_CGM_AC6_DC0[DE] and/or MC_CGM_CLKOUT1_DC0[DE] = 0b0
2. Change the CLKOUT_0 and/or CLKOUT_1 clock source selection to FIRC (MC_CGM_AC6_SC[SELCTL] = 0b0001 and/or MC_CGM_CLKOUT1_SC[SELCTL] = 0b1001).
3. Select the desired clock source as the CLKOUT_0 and/or CLKOUT_1 clock source (e.g. for FXOSC: MC_CGM_AC6_SC[SELCTL] = 0b0000 and/or MC_CGM_CLKOUT1_SC[SELCTL] = 0b1000).
4. Configure and enable the corresponding CLKOUT_0 and/or CLKOUT_1 clock divider by writing to MC_CGM_AC6_DC0[DE] and/or MC_CGM_CLKOUT1_DC0[DE] = 0b1.

ERR010440: MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if a reset is asserted.

Description: The following reset sources can cause the errata condition but all can either be disabled via a control register or avoided as they are triggered by software.

Destructive Resets indicated at MC_RGM_DES:

- Software Watchdog Timer 0, MC_RGM_DES[F_SWT0_RES]
- Software Watchdog Timer 1, MC_RGM_DES[F_SWT1_RES]
- Software Watchdog Timer 2, MC_RGM_DES[F_SWT2_RES]

Functional Resets indicated at MC_RGM_FES:

- Non Maskable Interrupt from Wakeup Unit, MC_RGM_FES[F_NMI_WKPU]
- Clock Monitor Unit FXOSC less than FIRC, MC_RGM_FES[F_CMU_OLR]
- Fault Collection and Control Unit Long Functional Reset, MC_RGM_FES[F_FCCU_LONG]
- Fault Collection and Control Unit Short Functional Reset, MC_RGM_FES[F_FCCU_SHORT]
- VDD_HV_A Low Voltage Detect, MC_RGM_FES[F_LVD_IO_A_HI]
- High Voltage Detect, MC_RGM_FES[F_HVD_LV_cold]
- Power Domain 2 Low Voltage Detect, MC_RGM_FES[F_LVD_LV_PD2_cold]

At the DRUN/RUNx to STANDBY transition there are 2 windows (each 50nS typical) at which time if any of the listed resets are asserted, the mode transition will not complete. The 2 windows occur in the STANDBY entry transition period (20uS typical) - this period is from the mode transition request at the MC_ME_MCTL register to a toggle of the EXTREGC (External Regulator Control) pin. The EXTREG pin signals the low power transition is complete.

At the DRUN/RUN to LPU_RUN transition there are 3 windows:

1. A single window, 686nS (typical) for DRUN-FIRC or 236nS (typical) for DRUN-FMPLL160MHZ.
2. Plus 2 other windows each 50nS typical.

If any of the listed resets are asserted in any of the 3 windows the mode transition will not complete. The 3 windows occur in the LPU_RUN entry transition period (20uS typical) - this period is from the mode transition request at the MC_ME_MCTL register to a toggle of the EXTREGC pin.

For the case the mode transition does not complete the MCU will be stuck in reset or stuck in STANDBY and will only recover via a power-cycle of VDD_HVA.

Workaround: Prior to transitioning to STANDBY or LPU_RUN mode the application should:

Configure the following reset sources so they cannot be triggered in the window of susceptibility:

- Software Watchdog Timer 0, MC_RGM_DES[F_SWT0_RES]
- Software Watchdog Timer 1, MC_RGM_DES[F_SWT1_RES]
- Software Watchdog Timer 2, MC_RGM_DES[F_SWT2_RES]

Disable the following reset sources:

- Functional Reset Escalation, MC_RGM_FES[F_FUNC_ESC]
- Non Maskable Interrupt from Wakeup Unit, MC_RGM_FES[F_NMI_WKPU]
- Clock Monitor Unit FXOSC less than FIRC, MC_RGM_FES[F_CMU_OLR]
- Fault Collection and Control Unit Long Functional Reset, MC_RGM_FES[F_FCCU_LONG]
- Fault Collection and Control Unit Short Functional Reset, MC_RGM_FES[F_FCCU_SHORT]
- VDD_HV_A Low Voltage Detect, MC_RGM_FES[F_LVD_IO_A_HI]
- High Voltage Detect, MC_RGM_FES[F_HVD_LV_cold]
- Power Domain 2 Low Voltage Detect, MC_RGM_FES[F_LVD_LV_PD2_cold]

ERR010361: MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if EXR is asserted.

Description: At the DRUN/RUNx to STANDBY transition there are 2 windows (each 50nS typical) at which time if the External Reset (EXR) is asserted, the mode transition will not complete. The 2 windows occur in the STANDBY entry transition period (20uS typical) - this period is from the mode transition request at the MC_ME_MCTL register to a toggle of the EXTREGC (External Regulator Control) pin. The EXTREG pin signals the low power transition is complete.

At the DRUN/RUN to LPU_RUN transition there are 3 windows:

1. A single window, 686nS (typical) for DRUN-FIRC or 236nS (typical) for DRUN-FMPLL160MHZ.
2. Plus 2 other windows each 50nS typical.

If EXR is asserted in any of the 3 windows the mode transition will not complete. The 3 windows occur in the LPU_RUN entry transition period (20uS typical) - this period is from the mode transition request at the MC_ME_MCTL register to a toggle of the EXTREGC pin.

For the case the mode transition does not complete the MCU will be stuck in reset or stuck in STANDBY and will only recover via a power-cycle of VDD_HVA.

- Workaround:** 1. Ensure that External Reset (EXR) is not triggered during the windows of susceptibility at the entry to STANDBY mode or at the entry to LPU_RUN mode.
2. Alternatively, use the unaffected low power mode STOP.

ERR010362: MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if any LVD is asserted or PORST goes low

Description: At power-up to DRUN there is a window (50nS typical) at which time if any of the Low Voltage Detects (LVDs) are asserted or PORST goes low, the mode transition will not complete.

At the DRUN/RUNx to STANDBY transition or DRUN/RUN to LPU_RUN there are 2 windows (each 50nS typical) at which time if any of the LVDs are asserted, the mode transition will not complete. The 2 windows occur in the STANDBY/LPU entry transition period (20uS typical) - this period is from the mode transition request at the MC_ME_MCTL register to a toggle of the EXTREGC (External Regulator Control) pin. The EXTREG pin signals the low power transition is complete.

For the case the mode transition does not complete the MCU will be stuck in reset and will only recover via a power-cycle of VDD_HVA.

Upon wake-up from STANDBY or LPU_RUN modes there is a single window (50nS typical) at which time if any of the LVDs are asserted or PORST is asserted, the mode transition will not complete. This window occurs in the STANDBY/LPU exit transition period (12uS typical) immediately after assertion of the wake-up signal. For this case when the mode transition does not complete the MCU will be stuck in reset and recover via a power-cycle of VDD_HVA.

- Workaround:** 1. Ensure that no Low Voltage Detect (LVD) is triggered or PORST goes low during the windows of susceptibility at Power-up, at the entry to STANDBY mode, at the exit of STANDBY, at the exit of LPU modes, or at the entry to LPU_RUN mode.
2. Alternatively, use the unaffected low power mode STOP.

ERR009200: MC_ME and LPU: JTAG TCK pin must be configured to ensure successful exit from STANDBY and LPU modes

Description: If the JTAG Test Clock Input (TCK) pin is not driven, it is possible at the exit from STANDBY or LPU (Low Power Unit) modes the core clock(s) may not start. If this state occurs, the MCU can be reset via a power cycle or PORST pin. MCU will also recover if TCK pin is driven low externally.

Workaround: There are 2 options for the workaround depending on whether a debugger is attached:

1. Debugger is detached:
 - Prior to entering STANDBY or LPU modes, the input buffer of the TCK pad must be disabled in the Multiplexed Signal Configuration Register (SIUL2_MSCR[IBE] = 0).
 - To re-enable debug functionality at exit from STANDBY or LPU modes, the input buffer of the TCK pad must be enabled (SIUL2_MSCR[IBE]=0b1).

Note for the 324MPABGA package TCK can be configured for pad 121 and pad 197 and is selected by JTAG_SELECT.

2. Debugger is attached:

- When the debugger is connected it will drive TCK, hence there is no impact.

ERR010323: MC_ME: The transition from DRUN/RUN mode to STANDBY will not complete if a wake-up is triggered in a 50nS window.

Description: At the DRUN/RUNx to STANDBY mode transition there are 2 windows (each 50nS typical) at which time if a WKPU (wake-up) occurs the mode transition will not complete. The 2 windows occur in the STANDBY entry transition period (20uS typical) - this period is from the mode transition request at the MC_ME_MCTL register to a toggle of the EXTREGC (External Regulator Control) pin. The EXTREGC pin signals the low power transition is complete.

For the case the mode transition does not complete the MCU will be stuck in reset (window #1) or stuck in STANDBY (window #2) and will only recover via a power-cycle of VDD_HVA.

Workaround: Ensure wake-ups are not triggered in the STANDBY entry transition period during the DRUN to STANDBY mode transition, by adhering to all of the following:

- If the application cannot guarantee to avoid triggering an external wake-up during the STANDBY entry transition period, prior to entering STANDBY mode all external wake-ups must be disabled.
- Application SW should use a periodic wake-up (RTC-API) and poll WKPU_WISR. If a wake-up is recorded at WKPU_WISR this signals to the application SW that an external wake-up has occurred whilst in STANDBY mode.
- The RTC-API timer must not timeout during the STANDBY entry transition period.

Alternatively, use an unaffected mode

a) LPU_STANDBY(FIRC-on) rather than STANDBY. In LPU_STANDBY mode, external wake-ups can be enabled (see also e10132).

b) STOP mode.

ERR008871: ME: In STANDBY/LPU STANDBY modes, if FIRC is disabled all 256kB of STANDBY RAM is retained

Description: For the case when the FIRC is enabled in STANDBY/LPU STANDBY mode the amount of RAM retained in STANDBY mode is configurable at the PMCDIG RAM Domain Configuration Register (PMCDIG_RDCCR). However, for the case when the FIRC is disabled in STANDBY mode the configuration at PMCDIG_RDCCR is not applied and all 256K RAM is retained in STANDBY mode.

Workaround: When the FIRC is disabled in STANDBY/LPU STANDBY mode the user need not select the amount of RAM to be retained in STANDBY mode, controlled at PMCDIG_RDCCR.

ERR008898: ME: For a supply voltage of greater than 5.3V the MCU may be reset during a LPU_STANDBY to LPU_RUN mode transition

Description: The MPC5748G datasheet specifies a maximum supply voltage (VDD_HV_A) of 5.5V when the MCU is configured for the 5.0V range. For a supply voltage of 5.3V and greater there is a possibility the MCU may trigger a power-on-reset at the LPU_STANDBY to LPU_RUN mode transition. Note the following STANDBY mode transitions are not affected

- STANDBY to DRUN
- LPU_STANDBY to DRUN

This issue is only present in a corner case of the silicon process.

Workaround: When the supply voltage is 5.3V and greater the user should exit LPU_STANDBY via DRUN and then re-enter LPU_RUN.

ERR008880: MEMU: After exit from LPU RUN mode, the MEMU_PROT registers are uninitialized which may impact the usage of MEMU

Description: The MEMU_PROT module corresponds to the register protection unit for MEMU.

Both MEMU and MEMU_PROT are present in power domain2.

The issue is that the MEMU PROT module does not get initialized after LPU RUN to DRUN mode transition.

This will lead to random register values in MEMU PROT including the LOCK bits which will hinder the usage of MEMU by preventing the user from re-writing MEMU registers.

Workaround: If the Lock bits get set, the only workaround is to issue a Reset. This could be done using soft reset from the user application code.

ERR050195: MEMU_0: MEMU_0 operation is impacted with a particular MC_CGM system divider configuration.

Description: Register read-write access on MEMU_0 may not happen correctly if the ratio of MC_CGM_SC_DC0[DIV] and MC_CGM_SC_DC5[DIV] is 1.

Workaround: Do not perform register read write access on MEMU_0 or disable MEMU_0 when this clocking configuration is used.

ERR008870: NEXUS: Mutli core tracing using NEXUS3 gives corrupted traces for the case when the cores are in the ratio of 2:1

Description: Mutli core tracing using NEXUS3 gives corrupted traces for the case when the cores are in the ratio of 2:1

This is applicable to both data and instruction trace.

There is no issue when multi core tracing only Z4A and Z4B as the frequency ratio is always 1:1.

Care has to be taken when multi core tracing of Z4A/Z4B and Z2 as the default frequency ratio is 2:1.

Workaround: There are two workarounds:

1. Enable timestamping during tracing.
2. Configure the Clock Generation Module (CGM) such that the Z4A/Z4B and Z2 core frequency ratio is 1:1.

ERR009135: NPC: LPM Debug handshake does not work for STOP Mode using all TCK frequencies

Description: If a debugger or other tool is connected to the microcontroller and enables the Low Power Mode handshake in the Nexus Port Controller 1 Port Configuration Register (NPC_1 PCR[LP_DBG] = 1), the MCU may not transition from STOP mode back to RUN mode if the JTAG Test Clock (TCK) is less than one-tenth (1/10) of the system frequency. Transitions to and from the normal STANDBY mode or transitions using the Low Power Subsystem (LPU), including into the LPU_STOP, are not impacted and operate correctly.

Workaround: Use a TCK frequency greater than one-tenth of the System Clock frequency if using a tool and transitioning into and out of the normal STOP mode.

ERR010603: NPC: Nexus Port Controller (NPC) must be enabled to allow mode changes during debug

Description: The Nexus Port Controller (NPC) must be enabled to allow mode changes via the Mode Entry module in debug mode. The e200zx core generates some Nexus trace messages automatically even when trace is not enabled if a Nexus Enable instruction is executed (typically used for Nexus read/write access of memory by a tool). As a result, if the NPC is not enabled, the core will still see messages pending and never complete the requested mode change.

Workaround: Enable the NPC by enabling the Message Clock Output (MCKO_EN = 1) in the NPC Port Configuration Register (NPC_PCR).

ERR010723: NPC: Repeated Nexus3 Debug Status messages can be observed if more than one master (including a device core) is active and the core is subsequently disabled

Description: This errata applies to the condition where there is more than one master active on the Nexus Port Controller (NPC) module, and one or more of these masters is a device core. In this situation, if a mode transition is initiated to a mode where that device core is disabled, with the clock gated (as configured in the relevant core control register MC_ME_CCTLx for the requested mode) then message data can be left pending on the interface until the core clock resumes. This causes status message to be repeated several times and no other message from any other Nexus3 client can be transmitted causing potential debugger problems.

Workaround: While transitioning to a low power mode (STOP, STANDBY, LPU_RUN), use the NPC Handshake by clearing NPC_1 PCR [LP1_SYNC] bit. The debugger can then disable the Nexus3 tracing of the core before it acknowledges that the transition into a low-power mode may proceed. For a non-low power mode transition (DRUN, RUNx), do not disable device core but instead use the Power Architecture 'wait' instruction to move the device core to the wait state.

Alternatively, transmit repeated or more than one TCODE messages from the active masters.

ERR010340: NZxC3: ICNT and HIST fields of a Nexus message are not properly reset following a device reset

Description: Following reset, if instruction trace is enabled in the Nexus e200zx core Class 3 trace client (NZxC3), the e200zx core transmits a Program Trace – Synchronization Message (PT-SM). The PT-SM includes the full execution address and the number of instructions executed since the last Nexus message (ICNT) information. However, if Branch History trace is enabled, the ICNT and the Branch History (HIST) fields are not properly cleared when this message is transmitted. This may cause unexpected trace reconstruction results until the next Nexus Program Trace Synchronization Message (Program Trace – Direct Branch Message with Sync, Program Trace – Indirect Branch Message with Sync, or Program Trace – Indirect Branch History Message with Sync).

In Branch History mode, the first indirect branch following the reset (and the initial PT-SM) will contain the branch history prior to the reset plus the branch history after reset. However, there is no way to determine which branches occurred prior to reset and which followed reset.

Workaround: If not using branch history trace mode, to recreate the proper trace, the tool should take into account that the ICNT field is not cleared by the first PT-SM. The previous ICNT will be added to new ICNT value in the subsequent Nexus message. This may require extra processing by the tool.

If using branch history mode, then an accurate reconstruction of the executed code just before and just after reset may not be possible. Trace reconstruction can be recovered after the next indirect branch message.

On devices that bypass the Boot Assist Flash (BAF), Boot Assist Module (BAM), or BootROM after reset, perform an indirect branch instruction shortly after reset to reset the ICNT (and HIST if Branch History mode is enabled). Also, A full program trace synchronization message will be generated after 256 direct branches even if there is no indirect branches. This will allow the tool to recover the trace reconstruction from that point onward.

On devices that always execute boot from boot ROM firmware, the BAF or BAM, an indirect branch will occur during the boot ROM/BAF/BAM execution and the tool trace will be re-synchronized prior to the execution of user code.

ERR010396: PASS: Password challenge to PASS fails while program erase ongoing in any block in memory partition 0

Description: If the device is in a Censored state (enabled by programming the censorship DCF in UTEST) and a JTAG password is configured to enable device debug access, then the password challenge to the PASS module would be initiated by programming the Challenge Selector Register (PASS_CHSEL) to determine the password group, then programming the Challenge Input Registers (PASS_CINn) with the correct password. Programming the correct password would then allow enabling of debug interface access.

However, this operation will fail if a program or erase operation is ongoing on any flash block in memory partition 0, since this is shared with the UTEST block where the JTAG password resides.

Workaround: Users should ensure that no program or erase operations are occurring on any memory partitions shared with the UTEST block before initiating a password challenge. This can be monitored through the flash module configuration register program and erase status bits (C55FMC_MCR[PGM], C55FMC_MCR[ERS]).

ERR009873: PFLASH: Calibration remap to flash memory not supported on 16KB and 32KB flash blocks in address range 0x00F90000-0x00FBFFFF

Description: The PFLASH module supports calibration remapping of a flash access to another on-chip flash address. UTEST flash, BAF, and secure flash blocks cannot be remapped nor can accesses to other flash blocks be rerouted to addresses in UTEST flash, BAF, or secure flash. Flash blocks of size 16kB and 32KB in address range 0x00F90000-0x00FBFFFF do not support calibration remap to flash memory. All other flash blocks of size 32KB, 64KB 256KB in address range 0x00FC0000-0x0157FFFF can be overlaid using the mirrored address range.

Workaround: When using the calibration remapping of flash feature, the user must select flash blocks of size 32KB, 64KB 256KB in address range 0x00FC0000-0x0157FFFF.

ERR010789: PFLASH:EEPROM ECC error suppression is not supported on 16KB and 32KB flash blocks in the address range 0x00F90000-0x00FBFFFF

Description: The PFLASH module supports the suppression of ECC event reporting on secure data flash blocks in the address range 0x00F80000 – 0x00F87FFF. For more information see MPC5748G Reference Manual section “ECC on data flash accesses”. Flash blocks of size 16KB and 32KB in address range 0x00F90000 – 0x00FBFFFF do not support suppression of error reporting on ECC events. When reading from the address range 0x00F90000-0x00FBFFFF any non-correctable ECC error will be reported as a bus error to the requesting master. Both correctable and non-correctable ECC errors are reported to the MEMU.

Workaround: The application software must handle bus errors due to non-correctable ECC errors in the flash memory region 0x00F90000 – 0x00FBFFFF.

ERR050130: PIT: Temporary incorrect value reported in LMTR64H register in lifetimer mode

Description: When the Programmable interrupt timer (PIT) module is used in lifetimer mode, timer 0 and timer 1 are chained and the timer load start value (LDVAL0[TSV] and LDVAL1[TSV]) are set according to the application need for both timers. When timer 0 current time value (CVAL0[TVL]) reaches 0x0 and subsequently reloads to LDVAL0[TSV], then timer 1 CVAL1[TVL] should decrement by 0x1.

However this decrement does not occur until one cycle later, therefore a read of the PIT upper lifetime timer register (LTMR64H) is followed by a read of the PIT lower lifetime timer register (LTMR64L) at the instant when timer 0 has reloaded to LDVAL0[TSV] and timer 1 is yet to be decremented in next cycle then an incorrect timer value in LTMR64H[LTH] is expected.

Workaround: In lifetimer mode if the read value of LTMR64L[LTL] is equal to LDVAL0[TSV] then read both LTMR64H and LTMR64L registers one additional time to obtain the correct lifetime value.

ERR011321: PIT_RTI: Generates false RTI interrupt on re-enabling

Description: A false Real-Time Interrupt (RTI) may be observed when the RTI module is re-enabled if, after servicing an RTI interrupt (by clearing TFLGn[TIF]), the clocks to the RTI module are disabled.

This occurs only if the RTI module clock is disabled within four RTI clock cycles of an RTI Interrupt being cleared.

Workaround: Option 1: The user should check the RTI interrupt flag, TFLGn[TIF] before servicing the interrupt, this flag won't be set for the false/spurious interrupts.

Option 2: Ensure that the module clock to the RTI module is not disabled within four RTI clock cycles after servicing an RTI interrupt. Consult the chip-specific documentation to determine the clock period of the RTI module and implement a time delay of at least five times this period before disabling the RTI module clock.

ERR010590: PLL: Might remain unlocked when enabled after Standby or power on

Description: When enabled after an event where the following conditions are met, the PLL might fail to lock:

- 1.- VDD_LV (1.2 V) was disabled
- 2.- A Pre-divider of 1 (PLLDIG_PLLDV[PREDIV] = 0 or 1) is used
- 3.- The PLL is clocked from the fast internal oscillator (FXOSC)

Common situations in which VDD_LV might be disabled are Standby and power-off of the device.

Workaround: There are three ways to avoid this:

- 1.- Avoid using a pre-divider of 1 (PLLDIG_PLLDV[PREDIV] = 0 or 1) and instead use a value of 2.
- 2.- During Standby leave the supply to VDD_LV enabled.
- 3.- Initialize the PLL using the fast internal oscillator (FIRC) as source clock and then switch to use the fast external oscillator (FXOSC).

ERR050467: PLL: Possible loss of lock when using the PLL bypass calibration mode

Description: A momentary PLL loss of lock may occur shortly after enabling the PLL if using the PLL bypass calibration mode (PLLDIG_PLLCAL1[BYPICAL] = 1). Note that the PLLDIG_PLLCAL1[BYPICAL] bit is set by default after exiting the low power STANDBY mode.

Workaround: Do not use the PLL bypass calibration mode and instead ensure PLLDIG_PLLCAL1[BYPICAL] is cleared before enabling the PLL.

ERR011096: SAI: Internal bit clock is not generated when RCR2[BCI]=1 or TCR2[BCI]=1

Description: When the SAI transmitter or receiver is configured for internal bit clock with BCI = 1, the bit clock is not generated for either of the following two configurations:

- a) SYNC = 00 and BCS = 0
- b) SYNC = 01 and BCS = 1

Workaround: When the SAI transmitter or receiver is configured for internal bit clock with BCI=1, use only one of the following two configurations:

a) SYNC = 01 and BCS = 0

b) SYNC = 00 and BCS = 1

ERR011150: SAI: Internally generated receive or transmit BCLK cannot be re-enabled if it is first disabled when RCR2[DIV] or TCR2[DIV] > 0

Description: If the receive or transmit bit clock (BCLK) is internally generated, enabled with DIV > 0 and is then disabled, due to software or Stop mode entry, and the BCLK is enabled again, the clock is not generated.

Workaround: If the receive or transmit BCLK is internally generated and a DIV value greater than 0 is used, the SAI must be reset before the BCLK is re-enabled. This is achieved by writing the SR bit in the respective RCSR or TCSR register first to 1 and then immediately to 0.

ERR050144: SAI: Setting FCONT=1 when TMR>0 may not function correctly

Description: When FCONT=1 the transmitter will recover after a FIFO error when the FIFO is no longer empty and starting again from the same word in the following frame where the error occurred.

Configuring TMR > 0 will configure one or more words in the frame to be masked (nothing transmitted during that slot). If anything other than the last word(s) in the frame are masked when FCONT=1 and a FIFO Error Flag is set, then the transmitter will not recover and will set FIFO Error Flag during each frame.

Workaround: To avoid this issue, set FCONT in TCR4 to be 0.

ERR011306: SAR ADC: Incorrect value of ADC power down exit delay evaluated by the formula given in PDEDR [PDED] field description

Description: The formula in the register field ADC_PDEDR [PDED] provides the delay between the power down bit reset and start of conversion value in number of clock cycles of the ADC module clock, however the given formula of PDED x 1/[ADC_clock_frequency] is incorrect. This gives a calculated value that is too short by 1 cycle of ADC Bus clock and 1 cycle of ADC clock (AD_clk).

Workaround: The correct formula that should be used to calculate the value for the ADC_PDEDR[PDED] register is -

$$(1/\text{ADC Bus clock}) + ((\text{PDED}+1) \times 1/[\text{ADC_clock_frequency}])$$

Where:

ADC_clock_frequency = Frequency of ADC clock (AD_clk)

ADC Bus clock= Module interface clock for register access (ADC_CLK)

ERR050572: SIRC: Clock output may contain extra clock pulses

Description: The 128 kHz Slow Internal RC (SIRC) oscillator may generate an extra clock pulse per clock period. The occurrence of the potential extra clock pulse may vary for each clock period ranging from no extra clock pulse to one extra clock pulse per period. Factors that affect the occurrence rate are part to part variations, temperature, and core voltage.

The SIRC output clock may be selected as the clock source for the Real Time Clock (RTC) via the RTC_RTCC[CLKSEL] register, as a clock to monitor in the Clock Monitor Unit (CMU) via the CMU_CSR[CLKSEL1] register, or as the clock source for the Software Watchdog Timer (SWT) timers (SWTx, HSM_SWT). The RTC, CMU, and SWT counters/timers may get an extra clock per SIRC clock period causing a higher than expected count (which may affect the RTC count/wakeup duration, the CMU measured SIRC frequency, or the SWT time-out period) or may cause a corrupted count value. The SIRC clock may also be selected to the CLKOUT_0 and CLKOUT_1 pins in which the extra pulse may or may not be observable for a divide by 1 configuration and for non-divide by 1 configurations may affect the divided clock duty cycle or may corrupt or stall the divided clock waveform.

Workaround: Select other clock sources for the RTC. The RTC supports other clock sources via the RTC_RTCC[CLKSEL] register which include selections for the 32 kHz Slow External Crystal Oscillator (SXOSC), the 16 MHz Fast Internal RC Oscillator (FIRC), or the 8-40 MHz Fast External Crystal Oscillator (FXOSC). If the RTC uses the SIRC clock, then the application needs to manage possible unexpected counter values such as count values that are double the expected value.

If the CMU monitors the SIRC clock, then the application needs to manage possible unexpected measured SIRC frequencies based on possible unexpected counter values such as frequencies that are double the expected value.

The application needs to account for the possibility of a quicker SWT timeout for any SWT that is enabled. Other timer sources such as a PIT timer may be used to compliment the SWT counts.

If the CLKOUTx pin selects the SIRC clock source, then the application needs to manage the possible unexpected CLKOUT waveforms.

ERR008406: SMPU: Process Identifier region hit determination is not available in debug mode

Description: The Process Identifier (PID) feature can be used in the determination of whether the current access hits the SMPU region descriptor. When in debug mode the PID feature is not functional.

Workaround: The SMPU PID feature should be used when debug mode is disabled.

ERR050196: STANDBY EXIT: Device may not come out of reset if a short functional reset comes immediately after wakeup event.

Description: The device may get stuck in STANDBY exit sequence if a short functional reset is observed between wakeup event and low power mode exit.

A destructive or POR reset after short functional reset will recover the device out of the stuck condition.

Workaround: Do not configure any functional reset source in MC_RGM_FESS to generate short functional reset before entering low power mode.

ERR008902: STM: The STM Counter Register will not report count value when TEN is cleared

Description: For the case when the System Timer Module (STM) counter moves from the running state to the disabled state using the Timer Counter Enable (STM_CR[TEN]) the STM Count Register (STM_CNT) will report zero or the last counter load value, instead of the counter value. Note that when TEN is reasserted the counter will continue from the last count value.

Workaround: To read the current value of the STM Count Register, TEN must be enabled.

ERR009322: TDM: Erase of TDR flash block may be blocked by the TDM

Description: Erase of a flash block associated with a Tamper Detect Region (TDR) may be improperly blocked by the Tamper Detect Module (TDM) in a system if the Hardware Security Module (HSM) is also performing a program or erase operation. When this occurs, the erase operation will be shown as complete with Program/Erase Good (c5FMC_MCR.DONE=1 and C55FMC_MCR.PEG=1), but the block will not be erased.

Workaround: Avoid HSM program/erase operations when erasing a flash block covered by a TDR. Alternatively, when erase of a flash block is attempted, but it completes with C55FMC_MCR.PEG=1 and is not erased, a new diary entry should be written before attempting to erase the flash block again.

ERR006308: USB: Host non-doubleword –aligned buffer address can cause host to hang on OUT Retry

Description: The USB host core operating in streaming mode may underrun while sending the data packet of an OUT transaction. The host then retries the OUT transaction according to the USB specification.

This issue occurs during the OUT retry. The USB host may hang on OUT retry if the data buffer start address is not 4-byte aligned. This applies to both the host controller and the OTG controller in host mode.

Workaround:

- Set the host TXFIFO threshold to a large value (TXFIFOTHRES in the TXFILLTUNING register). This increases the tolerance to bus latency and avoids a FIFO underrun.
- Set the Stream Disable bit (SDIS) to 1 in the USBMODE register. This forces the controller to load an entire packet in the FIFO before starting to transmit on the USB bus. Hence, the FIFO never underruns. This somewhat reduces the maximum bandwidth of the USB, because there is idle time when the the controller waits for the entire packet to be loaded.

ERR008868: WKPU: Wakeup Pads pull-ups cannot be enabled in Standby Mode

Description: During Standby Mode, all 30 external wakeup Pins cannot be configured in Pulled-Up state using WKPU register WIPUER.

If WIPUER[x] is programmed to value 0, the wakeup pins go to a High-Z state.

If WIPUER[x] is programmed to value 1, the wakeup pins gets configured to Pulled-down state.

In All Modes except Standby Mode, the pull state of wakeup Pins can be configured using its associated SIUL_MSCRx[PUE] and SIUL_MSCRx[PUS] register bits.

Workaround: Use external pull up on board if wakeup pins are required to be pulled up in standby mode.

How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2022 NXP B.V.

