

Silicon Errata for the MSC8101 Processor, Mask 1K87M

This document presents the errata for the 1K87M mask of the Freescale MSC8101 device. The errata are classified and numbered, and each erratum is provided with a description and workarounds. **Table 1** lists the mask numbers and the corresponding versions of the MSC8101 device.

Table 1. MSC8101 Mask Numbers and Revisions

MASK NUMBER	REVISION
0K40A	Rev0
1K42A	Rev0.1
2K42A	Rev0.2
1K87M	RevA
2K87M	RevA.2

Table 2. Silicon Errata

Errata Number	Errata Description	Applies to Mask
SIU13	<p align="center">SDAMUX not Valid in Single-MSC8101 Mode</p> <p>Date Added: 3/14/2002 Description: SDAMUX signal is disabled (stuck at '0') when SDRAM machine handles the memory access and the chip is programmed to single-MSC8101 mode (BCR[EBM]=0). Workaround: None. System Number: Fix Plan: TBD</p>	1K87M

Table 2. Silicon Errata (Continued)

Errata Number	Errata Description	Applies to Mask
<p>SIU16</p>	<p align="center">Bus Busy Disable Mode Can Hang 60X Bus in Multi-Master Systems</p> <p>Date Added: 5/21/2002</p> <p>Description: The bus busy disable mode (SIUMCR[BBD=1]) can not be used if the MSC8101 is not the only master on the 60X bus. Using this mode in such a system can cause the 60X bus to hang.</p> <p>Workaround:</p> <ol style="list-style-type: none"> 1. If the external master supports the \overline{ABB} signal, do not use the bus busy disable mode and connect this signal to the MSC8101. The \overline{DBB} signal can either be connected or can be pulled up. 2. If the external master does not support the \overline{ABB} signal do one of the following: <ol style="list-style-type: none"> a. Do not use the bus busy disable mode and generate the \overline{ABB} signal externally. The \overline{DBB} signal can either be connected or can be pulled up. The following external \overline{ABB} implementation should be sufficient to work around the problem: Assert the \overline{ABB} signal whenever a qualified bus grant for the external master is sampled (Bus grant asserted while \overline{ARTRY} and \overline{ABB} are negated). Negate the \overline{ABB} signal when there is no qualified bus grant. The negation of \overline{ABB} should be as follows: Drive \overline{ABB} to VDD for half a clock cycle and then stop driving it (HIGH-Z). b. If using the internal arbiter and up to two external masters, connect the external bus grants (through an AND gate if more than one) to an available external bus request and define the priority for that request to be the highest in the PPC_ALRH register. The \overline{DBB} signal can either be connected or can be pulled up. <p>Fix Plan: TBD</p>	<p>1K87M</p>
<p>SIU18</p>	<p align="center">ARTRY Assertion When Using Pipeline Depth of Zero</p> <p>Date Added: 10/15/2002</p> <p>Description: Internal (60x) slave maintains a pipeline depth of zero by asserting AACK only after TA. When ARTRY is asserted the 60x bus access will be terminated and TA will not be asserted. Therefore the Internal (60x) slave will not assert AACK since TA was not asserted.</p> <p>Workaround: Use a pipeline depth of one (BCR[PLDP]=0) for applications that require memory coherency.</p> <p>Fix Plan: TBD</p>	<p>1K87M</p>
<p>SIU19</p>	<p align="center">Bus Monitor Timeout When Using External Slave</p> <p>Date Added: 10/15/2002</p> <p>Description: When using an external 60x bus slave with the bus monitor activated, PSDVAL is not asserted when the external slave is accessed, which could cause the bus monitor to time-out and TEA to be asserted.</p> <p>Workaround: The following workarounds</p> <ol style="list-style-type: none"> 1. Use pipeline depth of zero (BCR[PLDP]=1) when using an external 60x bus slave. 2. Disable 60X bus monitor, SYPCR[PBME]=0. 3. If the external 60x bus slave is another 810x or 826x device, connect the PSDVAL signals together. <p>Fix Plan: TDB</p>	<p>1K87M</p>

Table 2. Silicon Errata (Continued)

Errata Number	Errata Description	Applies to Mask
<p>QSIU4</p>	<p style="text-align: center;">Extended Mode on the Local Bus</p> <p>Date Added: 6/13/2000: Description: Using Extended mode on the local bus can generate incorrect transactions in certain combinations of consecutive reads and writes. Workaround: Do not use Extended mode on the local bus. System Number: 5959 Fix Plan: Not currently scheduled</p>	<p>1K87M</p>
<p>EFC1</p>	<p style="text-align: center;">Inaccurate EFCOP IIR Outputs For Two or Fewer Coefficients</p> <p>Date Added: 2/19/2002 Description: When using normal (dual) DMA or fly-by DMA transfers which have maximum transfer size greater than 32-bits with the EFCOP to perform IIR filtering with two or less IIR coefficients, the first output of IIR filter will be lost. The rest of the outputs will be shifted and inaccurate. Use only DMA 32-bit maximum transfer size for both input and output channels. Fix Plan: Not currently scheduled.</p>	<p>1K87M</p>
<p>SC4</p>	<p style="text-align: center;">SC140 May Hang After Write To PCTL0 Register.</p> <p>Date Added: 2/19/2002 Description: Write to PCTL0 immediately freezes the core for 150-900 cycles. If the system is busy (e.g. pre-fetch transactions), the core may not exit the freeze state. Workaround: Option A:</p> <ol style="list-style-type: none"> 1. Ensure that the EFCOP is not working. 2. Ensure that the local bus to L1 memory is not working. 3. The program that writes to PCTL0 is in internal memory. 4. Write to PCTL0 immediately after reset before any external data accesses. <p>Option B: Do not write to PCTL0. System Number: 7560 Fix Plan: TBD</p>	<p>1K87M</p>
<p>SC5</p>	<p style="text-align: center;">SC140 CORE May Hang After Illegal Execution Set</p> <p>Date Added: 2/19/2002 Description: Upon receipt of an illegal execution set the SC140 CORE may enter a freeze state that can only be released by reset. Workaround: No workaround available. System Number: 7541 Fix Plan: TBD</p>	<p>1K87M</p>

Table 2. Silicon Errata (Continued)

Errata Number	Errata Description	Applies to Mask
<p>SC6</p>	<p align="center">Incorrect Data on Trace Buffer Read During Core Freeze</p> <p>Date Added: 2/19/2002</p> <p>Description: After writing data to the Trace Buffer, the TB is disabled, in order to read from it. There are 2 options to read the TB and the problem occurs in both:</p> <ol style="list-style-type: none"> 1. Reading the TB by software. If, While reading the TB by SW into a core register, there is a core freeze, One data over-write the previous data. 2. Reading the TB from the JTAG. <p>If the JTAG reads the TB while there is a core freeze, the data will not be correctly sampled.</p> <p>Workaround:</p> <ol style="list-style-type: none"> 1. Software: Read the TB by software, when there is no core freeze: <ol style="list-style-type: none"> a. The program will be in internal memory b. Make sure the EFCOP is not working. c. Make sure the local bus to L1 memory is not working. d. The Write-Buffer is empty. e. There are no other move commands except for the TB read. 2. JTAG: <ol style="list-style-type: none"> a. Read the TB from JTAG only when the core is in DEBUG mode. b. Before reading the TB, flush the Write-Buffer. <p>System Number: 7604 Fix Plan: TBD</p>	<p>1K87M</p>
<p>SC7</p>	<p align="center">Change of Flow May Cause Incorrect Trace-Buffer Data</p> <p>Date Added: 2/19/2002</p> <p>Description: When programing the EOnCE for tracing events of change of flow (TCHO) and interrupts (TINT), the Trace-Buffer will be updated on every event by the source and destination addresses. In the event of a CHOF (change of flow) to another CHOF with an interrupt request in between, the Trace-Buffer is updated with additional data, which is incorrect and is not needed for the trace.</p> <p>Workaround: Perform post-processing after reading the Trace-Buffer. Search in the data for a source address and the destination before it should be the destination of that source. That means there is a destination which came before its source. Delete the source and the previous data.</p> <p>System Number: 7794 Fix Plan: TBD</p>	<p>1K87M</p>
<p>SC8</p>	<p align="center">Debug Exception Request Form JTAG is Not Accepted During Core Freeze</p> <p>Date Added: 5/21/2002</p> <p>Description: JTAG debug exception request is not accepted by the Core during freeze. If the request is asserted and negated during core freeze, the request is discarded.</p> <p>Workaround: Assert Debug request from JTAG. When entering the exception routine, assert by software an external pin (EE pin for example), to signal the exception Service Routine is now executed. After that, a new JTAG instruction can be written.</p> <p>System Number: Fix Plan: TBD</p>	<p>1K87M</p>

Table 2. Silicon Errata (Continued)

Errata Number	Errata Description	Applies to Mask
<p>SC9</p>	<p align="center">EE Pins Do Not Enable Different EOnCE Modules During Core Freeze</p> <p>Date Added: 5/21/2002</p> <p>Description: If EE pins are asserted to enable events in EOnCE during core freeze and the request is negated during the same core freeze, the event is not enabled.</p> <p>Workaround: Poll on Core status from JTAG. Assert the EE pin(s) until the Core is not in freeze for at least 3 cycles.</p> <p>System Number:</p> <p>Fix Plan: TBD</p>	<p>1K87M</p>
<p>CPM94</p>	<p align="center">FCC $\overline{\text{RTS}}$ Signal Not Asserted Correctly</p> <p>Date Added: 2/25/2003</p> <p>Description: At the beginning of an HDLC frame transmission which is preceded by more than one opening flag, $\overline{\text{RTS}}$ will not be asserted if $\overline{\text{CTS}}$ is negated. This may cause a deadlock if the modem waits for the assertion of $\overline{\text{RTS}}$ before asserting $\overline{\text{CTS}}$.</p> <p>Workaround: Implement one of the following:</p> <ol style="list-style-type: none"> 1. Transmit no flags between or before frames. 2. Clear FPSMR[NOF] bit. Set GFMR[RTSM]=1 to ensure RTS/ is asserted when FCC is enabled. However no hand shaking activities with the modem will occur for all the proceeding frames. <p>System Number:</p> <p>Fix Plan: TBD</p>	<p>1K87M</p>
<p>CPM96</p>	<p align="center">ATM Performance Monitoring with AAL1 CES</p> <p>Date Added: 2/25/2003</p> <p>Description: ATM Performance Monitoring with AAL1 CES Data in DPRAM is corrupted when performance monitoring is enabled in the receiver.</p> <p>Workaround: Implement one of the following:</p> <ol style="list-style-type: none"> 1. Disable Receive Performance Monitoring RCT[PMT]=0. 2. Use microcode patch available from Freescale. <p>System Number:</p> <p>Fix Plan: TBD</p>	<p>1K87M</p>
<p>CPM97</p>	<p align="center">MCC SS7 - No SUERM interrupt generated after an ABORT</p> <p>Date Added: 2/25/2003</p> <p>Description: Octet Count Mode is not entered properly when idles are received after an ABORT. Therefore N_Cnt is not decremented and no SUERM interrupt will be generated. This problem only affects the SS7 micro code in ITU-T / ANSI mode (SS7_OPT[STD]=0).</p> <p>Workaround: Use the latest RAM based SS7 micro code package available from Freescale.</p> <p>Fix Plan: TBD</p>	<p>1K87M</p>

Table 2. Silicon Errata (Continued)

Errata Number	<u>Errata Description</u>	Applies to Mask
<p>CPM98</p>	<p style="text-align: center;">I²C Erratic Behavior Can Occur if Extra Clock Pulse is Detected on SCL</p> <p>Date Added: 8/25/2003</p> <p>Description: The I²C controller has an internal counter that counts the number of bits sent. This counter is reset when the I2C controller detects a START condition. When an extra SCL clock pulse is inserted between transactions (before START and after STOP conditions), the internal counter may not get reset correctly. This could generate partial frames (less than 8 bits) in the next transaction.</p> <p>Workaround: Do not generate extra SCL pulses on the I²C bus. In a noisy environment, the digital filter I2MOD[FLT] and additional filtering capacitors should be used on SCL to eliminate clock spikes that may be misinterpreted as clock pulses.</p> <p>System Number: MSIs09133</p> <p>Fix Plan:</p>	<p>1K87M</p>
<p>CPM99</p>	<p style="text-align: center;">CPM 99: ABR TCTE[ER-TA] Corruption</p> <p>Date Added: 8/25/2003</p> <p>Description: When the AAL5 ABR ROM microcode is in use, the TCTE[ER-TA] field can be overwritten with an erroneous value. This, in turn, causes the TCTE[ER-BRM] to be updated with this value. Because TCTE[ER-BRM] holds the maximum explicit rate value allowed for B-RM cells, an erroneous value in this field could have a detrimental effect on the network performance.</p> <p>Workaround: Use the microcode patch available from Freescale.</p>	<p>1K87M</p>

Table 2. Silicon Errata (Continued)

Errata Number	Errata Description	Applies to Mask
<p>CPM101</p>	<p style="text-align: center;">FCC RxClav Timing Violation (Slave)</p> <p>Date Added: 1/15/2004 Date Revised: 11/05/2004</p> <p>Description: FCC ATM Receive UTOPIA slave mode. When the RxFIFO is full, RxClav is negated 2 cycles before the end of the cell transfer, instead of 4. A master that polls RxClav or pauses 3 or 4 cycles before the end of the cell transfer may sample a false RxClav, and an overrun condition may occur. The dashed line in the timing diagram below depicts the actual RxClav negation (two cycles before the end of the cell transfer instead of four cycles). The signals in the timing diagram are with respect to the master, so the Tx interface is shown.</p> <p>Workaround:</p> <ol style="list-style-type: none"> 1. The master should not poll RxClav or pause a cell transfer 4 cycles before the end of a cell transfer. The master should poll 2 cycles before the end of the current cell or later. This can be achieved by introducing cell-to-cell polling (and transfer) delay, which is equal or larger than one cell transfer time. If this can be achieved, the impact on performance is minimal. 2. Configuring ATM only on FCC1 and setting FPSMR[TPRI] ensures the highest priority to FCC1 Rx. In addition, for CPM usage lower than 80 percent (as reported by the CPM performance tool based on UTOPIA maximal bus rate), the CPM performance is enough to guarantee that the RxFIFO does not fill up. <p style="text-align: center;">Clock cycles from end of cell: 5 4 3 2 1</p>	<p>1K87M</p>
<p>CPM111</p>	<p style="text-align: center;">FCC Missing Reset</p> <p>Date Added: 1/15/2004</p> <p>Description: The TxBD may not close for the FCC in Half-Duplex 10BaseT Ethernet. There may be a mismatch between the actual transmitted BD and the BD for which the status is updated. As a result, the status of one to three BDs may not be updated. They appear to be “ready” although the associated frames have been transmitted (assuming a frame per BD).</p> <p>Workaround: Use microcode patch provided by Freescale.</p> <p>System Number: 11064</p> <p>Fix Plan:</p>	<p>1K87M</p>

Table 2. Silicon Errata (Continued)

Errata Number	<u>Errata Description</u>	Applies to Mask
CPM112	<p style="text-align: center;">FCC Missing Reset at OverRun</p> <p>Date Added: 12/19/2003</p> <p>Description: TxBD may not be closed for FCC in Half-duplex 10BaseT Ethernet. There may be a mismatch between the actual transmitted BD and the BD for which status is updated. As a result, the status of one to three BDs may not be updated, and they would appear "Ready", although the associated frames have been transmitted (assuming a frame per BD).</p> <p>Workaround: Use microcode patch provided by Freescale.</p> <p>System Number: 11064, 11067</p> <p>Fix Plan: N/A</p>	1K87M
CPM113	<p style="text-align: center;">Incorrect Return Value from Event Register Read (SCC, SPI, I²C, and SMC)</p> <p>Date Added: 12/19/2003</p> <p>Description: When the Event Register is read while the SCC, SPI, I²C, or SMC is active, it is sometimes read as 0, even though it has some bits set.</p> <p>Workaround:</p> <p>System Number: 11068</p> <p>Fix Plan:</p>	1K87M
CPM115	<p style="text-align: center;">APC Transmits Unwanted Idle Cells</p> <p>Date Added: 12/19/2003</p> <p>Description: In heavily loaded ATM applications, if the ATM pace controller (APC) is configured for multiple priority levels and a burst of traffic for transmission is sustained long enough on the highest priority APC table, then an unwanted idle cell can be transmitted on the lower priority APC tables when there are cells available in lower priority APC scheduling table for transmission. The transmission of the unwanted idles could cause the valid ATM cells on lower-priority APC scheduling tables not to be transmitted. This transmission of unwanted idles can affect all ATM channels that are not located in the highest-priority APC scheduling table.</p> <p>Workaround: Increase the size of lower-priority APC scheduling tables so they are large enough to absorb any burst or back-to-back bursts on the highest-priority APC scheduling table. Otherwise, use the microcode patch available from Freescale.</p> <p>System Number: 11069</p> <p>Fix Plan:</p>	1K87M
CPM116	<p style="text-align: center;">Pointer 93 in Partially Filled (PFM) Mode</p> <p>Date Added: 1/15/2004</p> <p>Description: In PFM mode, the pointer value of 93 is not generated, causing the loss of synchronization at the far end. Also, when the pointer value of 93 is received, the synchronization is lost, which causes a loss of data and the resynchronization routine.</p> <p>Workaround: Use microcode patch provided by Freescale.</p> <p>System Number: 11912</p> <p>Fix Plan:</p>	1K87M

Table 2. Silicon Errata (Continued)

Errata Number	Errata Description	Applies to Mask
CPM117	<p style="text-align: center;">False Address Compression</p> <p>Date Added: 11/05/2004</p> <p>Description: If there are active AAL0 channels and a CRC-10 error has been received, VP-level address compression might have false results, which could lead to one of the following:</p> <ul style="list-style-type: none"> • Wrong calculation of a VP pointer address • Cells might be falsely discarded as misinserted cells • Misidentification of misinserted cells (in CUAB mode) This is a statistical error, which is conditional on the reception of AAL0 cells with a CRC-10 error. The probability of false address compression is directly correlated with higher CPM bit rate and longer system bus latency. <p>While the false address compression is possible only if there are active AAL0 channels, it may have an impact on all AAL types. However, it cannot occur unless AAL0 cells with CRC-10 error have been received beforehand.</p> <p>Workaround: Use the microcode patch supplied by Freescale.</p> <p>System Number: 17129</p>	1K87M
CPM118	<p style="text-align: center;">Aborted HDLC Frame Followed by a Good Frame</p> <p>Date Added: 7/11/2004</p> <p>Description: When an aborted HDLC frame is followed by a good frame, the receive data buffer may contain the data of the aborted frame followed by the data of the good frame.</p> <p>Workaround: Use the microcode patch provided by Motorola.</p> <p>System Number: 15906</p> <p>Fix Plan:</p>	1K87M
CPM119	<p style="text-align: center;">Ethernet Collision Occurs on the Line 125 Clocks after TX_EN Assertion</p> <p>Date Added: 7/11/2004</p> <p>Description: When an ethernet collision occurs on the line 125 clocks after TX_EN assertion, late collision will be reported even though this is only 63 bytes into the frame instead of 64. When a collision occurs 124 cycles after TX_EN assertion, no event is reported, the TxB is not closed, and transmission halts. Retransmission behavior is correct for collisions occurring between assertion of TX_EN and 123 clocks.</p> <p>Workaround: Use the microcode patch provided by Motorola.</p> <p>System Number: 15908</p> <p>Fix Plan:</p>	1K87M
CPM120	<p style="text-align: center;">SS7_OPT[FISU_PAD] Parameter has no Effect on the Number of Flags between FISUs</p> <p>Date Added: 12/22/2004</p> <p>Description: The SS7_OPT[FISU_PAD] parameter has no effect on the number of flags between FISUs. Regardless of the value of this field, one flag will be present between back-to-back FISUs.</p> <p>Workaround: Use the latest SS7 microcode package provided by Freescale.</p> <p>System Number: 18767</p> <p>Fix Plan: None at this time.</p>	1K87M

Table 2. Silicon Errata (Continued)

Errata Number	<u>Errata Description</u>	Applies to Mask
CPM121	<p style="text-align: center;">TDM Data Frame Corruption</p> <p>Date Added: 11/05/2004 Description: During a write to one of the SI registers (GMR, AMR, BMR, CMR, DMR) while one or more TDMs are working, one data frame of a working TDM may become corrupted. Workaround: Work with the shadow RAM when changing data and do not disable and then enable the TDM. System Number: 17460</p>	1K87M
GEN3	<p style="text-align: center;">Device Withstands ESD CDM Stress of 400V Instead of 500V</p> <p>Date Added: 10/31/2003 Description: Device meets the ESD specifications for Human Body Model (HBM) of 1000V and Machine Model (MM) of 100V but does not withstand the Charged Device Model (CDM) of 500V. All pins guaranteed to withstand CDM 400V. Workaround: N/A System Number:</p>	1K87M

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations not listed:

Freescale Semiconductor
 Technical Information Center, CH370
 1300 N. Alma School Road
 Chandler, Arizona 85224
 +1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GMBH
 Technical Information Center
 Schatzbogen 7
 81829 München, Germany
 +44 1296 380 456 (English)
 +46 8 52200080 (English)
 +49 89 92103 559 (German)
 +33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
 Headquarters
 ARCO Tower 15F
 1-8-1, Shimo-Meguro, Meguro-ku,
 Tokyo 153-0064, Japan
 0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
 Technical Information Center
 2 Dai King Street
 Tai Po Industrial Estate
 Tai Po, N.T. Hong Kong
 +800 2666 8080

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
 P.O. Box 5405
 Denver, Colorado 80217
 1-800-441-2447 or 303-675-2140
 Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. StarCore is a licensed trademark of StarCore LLC. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2005.