Mask Set Errata for Mask 1N00R

This report applies to mask 1N00R for these products:
• S912ZVMC256

### Table 1. Errata and Information Summary

<table>
<thead>
<tr>
<th>Erratum ID</th>
<th>Erratum Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>e10418</td>
<td>PMF: Unexpected pulse visible on the PMF output, if in PMF ASYM mode the odd VAL register are set to zero to deactivate the ongoing PWM signal generation</td>
</tr>
</tbody>
</table>

### Table 2. Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 July 2016</td>
<td>Initial revision</td>
</tr>
</tbody>
</table>

**e10418:**  
PMF: Unexpected pulse visible on the PMF output, if in PMF ASYM mode the odd VAL register are set to zero to deactivate the ongoing PWM signal generation

**Description:** When any of the PWM pairs in the PMF module is operating in asymmetric complementary center-aligned mode, with half cycle reload enabled.

PMF configuration:
- Prescaler value: PRSC{A,B,C} != 00
- Complementary mode: PMFCFG0_INDEP{A,B,C}=0
- Center aligned outputs: PMFCFG0_EDGE{A,B,C}=0
- Asymmetric mode: PMFICCTL_ICC{A,B,C}=1
- Normal pulse edge control: PMFICCTL_PEC{A,B,C}=0
- Half cycle reload enabled: PMFFQC{A,B,C}_HALF{A,B,C}=1
And any of the following two conditions below (A or B) occur, an unexpected pulse with a width of “dead time” will be visible in the corresponding odd PWM channel output (PWM1,3 or 5)

**Condition A.**
1a. Setting the odd PWM channel to 0 (PMFVAL{1,3,5}=0) and loaded into the internal buffer (LDOKA=1) before next half cycle start, and
2a. Setting the even PWM channel to 0 (PMFVAL{0,2,4}=0) and loaded into the internal buffer (LDOKA=1) before next full cycle start.

**Condition B.**
1b. Setting the odd PWM channel to 0 (PMFVAL{1,3,5}=0) and loaded into the internal buffer (LDOKA=1) before next full cycle start, and
2b. Setting the even PWM channel to 0 (PMFVAL{0,2,4}=0) before next full cycle start and loaded into the internal buffer (LDOKA=1) before next full cycle start

**Workaround:** Set both VAL registers of each complementary pair, PMFVAL{1,3,5} and PMFVAL{0,2,4}, to zero before the next half cycle start to disable the PMF output and correct the unexpected pulse