

SAC57D54H_0N87P

Mask Set Errata

Rev. 11 — 4 June 2025

Errata

1 Mask Set Errata for Mask 0N87P

1.1 Revision History

This report applies to mask 0N87P for these products:

- SAC57D54H

Table 1. Revision History

Revision	Release Date	Significant Changes
11	5/2025	The following errata were removed. <ul style="list-style-type: none">• ERR009461 The following errata were added. <ul style="list-style-type: none">• ERR052226 The following errata were revised. <ul style="list-style-type: none">• ERR052152
10	3/2024	The following errata were added. <ul style="list-style-type: none">• ERR052152
9	8/2022	The following errata were revised. <ul style="list-style-type: none">• ERR010590
8	2/2022	The following errata were added. <ul style="list-style-type: none">• ERR051156 The following errata were revised. <ul style="list-style-type: none">• ERR010963
7	7/2021	The following errata were added. <ul style="list-style-type: none">• ERR050877• ERR050395• ERR050130• ERR050878• ERR050573• ERR050090• ERR010963• ERR050593• ERR011407• ERR011306• ERR010900• ERR050246
6	4/2017	The following errata were removed. <ul style="list-style-type: none">• ERR010542 The following errata were added. <ul style="list-style-type: none">• ERR010526• ERR010835



Table 1. Revision History...continued

Revision	Release Date	Significant Changes
5	11/2016	<ul style="list-style-type: none"> • ERR010755 <p>The following errata were removed.</p> <ul style="list-style-type: none"> • ERR008759 • ERR009386 <p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR010590 • ERR010542
4	6/2016	<p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR010202 • ERR010170 • ERR010265 • ERR010377 • ERR010379 • ERR010327
3	1/2016	<p>Note: For ARM modules errata please refer to latest official errata published on ARM website.</p> <p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR009386 • ERR009892 • ERR009896 • ERR009250
2	1/2016	<p>Note: For ARM modules errata please refer to latest official errata published on ARM website.</p> <p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR009671 • ERR009656 • ERR009658 • ERR009757 • ERR009629
1	7/2015	<p>Note: For ARM modules errata please refer to latest official errata published on ARM website.</p> <p>The following errata were removed.</p> <ul style="list-style-type: none"> • ERR009345 <p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR009461 • ERR009265 • ERR008950 • ERR009114 <p>The following errata were revised.</p> <ul style="list-style-type: none"> • ERR009319
0	6/2015	Initial Revision

1.2 Errata and Information Summary

Table 2. Errata and Information Summary

Erratum ID	Erratum Title
ERR007274	LINFlexD: Consecutive headers received by LIN Slave triggers the LIN FSM to an unexpected state
ERR007991	FLASH: Rapid Program or Erase Suspend fail status
ERR008004	FLASH: Array Integrity with Breakpoints enabled may skip addresses for certain RWSC and APC combinations
ERR008341	FlexCAN: Entering Freeze Mode or Low Power Mode from Normal Mode can cause the FlexCAN module to stop operating.
ERR008799	SGM: 8-bit writes to FIFORP register incorrectly clears/flushes all channels
ERR008950	RLE_DEC: eDMA transaction may not finish correctly on certain conditions
ERR008951	I2C: Attempting a start cycle while the bus is busy may generate a short clock pulse
ERR008962	2D-ACE: Layers using RLE 16bpp compressed data require a byte swap
ERR009114	XRDC:Illegal values written to MRGD_W2[SNUM] and PDAC_W0[SNUM] will result in undefined behavior.
ERR009156	LDB: OpenLDI 18-bit SPWG mode does not work correctly
ERR009214	SPI: Only 16 bits are accessible on the SPI_PUSH_R_SLAVE register
ERR009250	PASS: JTAG password not working during reset
ERR009265	FTM: Incorrect match may be generated if intermediate load feature is used in toggle mode
ERR009319	MDDRC: DDR2 interface will not properly drive the DQ signal high during the first cycle of a write operation.
ERR009395	MDDRC: Self Refresh command during transition to Low Power mode may not function reliably
ERR009629	2D-ACE: Spurious generation of writeback underrun flag with HUD operation
ERR009656	DSPI: Frame transfer does not restart in case of SPI parity error in master mode
ERR009658	SPI: Inconsistent loading of shift register data into the receive FIFO following an overflow event
ERR009671	PMCDIG: High Voltage Detector is not operating correctly
ERR009757	FlexECC: GRAM ECC errors may be incorrectly asserted on certain types of access
ERR009892	STCU: System not able to handle PLL Loss of Lock event during offline/online selftest
ERR009896	CA5: CA5 hardware mechanism to reset the TLB and Cache would not work reliably under all PVT conditions.
ERR010170	QuadSPI: Insufficient read data may be received in the RX Data Buffer register
ERR010202	RTC: Software update of Time of Day register (RTC_TOD) might cause the internal counters to sample invalid values
ERR010265	MC_ME: Wakeup event while transitioning to a low power mode may cause the Mode Transition Status bit to remain asserted
ERR010327	ADC: Incorrect channel under measure is indicated after sampling phase of conversion until conversion completes
ERR010377	MC_ME: Mode transition from DRUN/RUN mode to STANDBY will not complete if a wakeup event is triggered in a 50ns window

Table 2. Errata and Information Summary...continued

Erratum ID	Erratum Title
ERR010379	MC_ME: Mode transition from DRUN/RUN mode to STANDBY may not complete if any Low Voltage Detect or Power-On Reset event is asserted during a susceptibility window
ERR010526	IOP_modes: IOP Modes and related mode transition features are not supported.
ERR010590	PLL: Might remain unlocked when enabled after Standby or power on
ERR010755	DSPI: Transmit and Receive FIFO fill flags in status register is not cleared when DMA is improperly configured
ERR010835	2D-ACE: Incorrect values may be read while reading Heads Up Display registers
ERR010900	FCCU: False indication of a fault state for a single safe clock period can be generated on the error output pin
ERR010963	Flash: Memory accesses may be corrupted when flash is operating between 33MHz and 75MHz
ERR011306	SAR ADC: Incorrect value of ADC power down exit delay evaluated by the formula given in PDEDR [PDED] field description
ERR011407	CMU: Sudden loss of clock does not signal the Fault Collection and Control Unit
ERR050090	DSPI/SPI: Incorrect data may be transmitted in slave mode
ERR050130	PIT: Temporary incorrect value reported in LMTR64H register in lifetimer mode
ERR050246	FlexCAN: Receive Message Buffers may have its Code Field corrupted if the Receive FIFO function is used
ERR050395	ENET: Ethernet RX hang when receiving traffic through multiple queues
ERR050573	SIRC: Clock output may contain extra clock pulses
ERR050593	XRDC: DERRLOCn register may not capture the PAC and the MRC instance correctly in case of error violation
ERR050877	Core: Fused MAC instructions give incorrect results for rare data combinations
ERR050878	Core: Processor reset asserted asynchronously could corrupt FPB comparator registers and remap to wrong address
ERR051156	CSE: BOOT_MAC calculation is done only on [DATA] during secure boot
ERR052152	ENET: The hardware acceleration feature for ICMP checksum generation and checking does not work for IPv6.
ERR052226	SWT: Toggling watchdog enable may cause unexpected timeout in some boundary conditions

2 Known Errata

ERR007274: LINFlexD: Consecutive headers received by LIN Slave triggers the LIN FSM to an unexpected state

Description

As per the Local Interconnect Network (LIN) specification, the processing of one frame should be aborted by the detection of a new header sequence and the LIN Finite State Machine (FSM) should move to the protected identifier (PID) state. In the PID state, the LIN FSM waits for the detection of an eight bit frame identifier value.

In LINFlexD, if the LIN Slave receives a new header instead of data response corresponding to a previous header received, it triggers a framing error during the new header's reception and returns to IDLE state.

Workaround

The following three steps should be followed -

- 1) Configure slave to Set the MODE bit in the LIN Time-Out Control Status Register (LINTCSR[MODE]) to '0'.
- 2) Configure slave to Set Idle on Timeout in the LINTCSR[IOT] register to '1'. This causes the LIN Slave to go to an IDLE state before the next header arrives, which will be accepted without any framing error.
- 3) Configure master to wait for Frame maximum time (T Frame_Maximum as per LIN specifications) before sending the next header.

Note:

$$\text{THeader_Nominal} = 34 * \text{TBit}$$

$$\text{TResponse_Nominal} = 10 * (\text{NData} + 1) * \text{TBit}$$

$$\text{THeader_Maximum} = 1.4 * \text{THeader_Nominal}$$

$$\text{TResponse_Maximum} = 1.4 * \text{TResponse_Nominal}$$

$$\text{TFrame_Maximum} = \text{THeader_Maximum} + \text{TResponse_Maximum}$$

where TBit is the nominal time required to transmit a bit and NData is number of bits sent.

ERR007991: FLASH: Rapid Program or Erase Suspend fail status

Description

If a flash suspend operation occurs during a 5us window during a verify operation being executed by the internal flash program and erase state machine, and the suspend rate continues at a consistent 20us rate after that, it is possible that the flash will not exit the program or erase operation. A single suspend during a single program or erase event will not cause this issue to occur.

Per the flash specification, a flash program or erase operation should not be suspended more than once every 20 us, therefore, if this requirement is met, no issue will be seen. IF the suspend rate is faster than 20 us continuously, a failure to program/erase could occur.

Workaround

When doing repeated suspends during program or erase ensure that suspend period is greater than 20us.

ERR008004: FLASH: Array Integrity with Breakpoints enabled may skip addresses for certain RWSC and APC combinations

Description

For certain combinations of the Flash Read Wait State Control (RWSC) and Address Pipeline Control (APC) settings in the Platform Flash Configuration Register (PFLASH_PCFR1) the Flash's array integrity (AI) check when run with breakpoints enabled may skip addresses resulting in an incorrect Multiple Input Signature Register (MISR) value or in the case of back to back ECC event errors (EER) or Single Bit Correction (SBC) events, a skipped breakpoint. This occurs for the following combinations:

RWSC=1 and APC=1

RWSC=3 and APC=2

RWSC=5 and APC=3

If breakpoints are enabled and an EER or SBC cause a breakpoint to occur the address after the breakpoint will be skipped, and the resulting MISR will not match expectations. Likewise, if there are back to back errors (EER or SBC) during AI with the above RWSC/APC combinations the 2nd error (and breakpoint) will be missed.

Margin Read (which by specification is a self timed event and is independent of wait states selected) is not affected by this erratum. This erratum only applies to Array Integrity.

Workaround

One workaround is to follow the recommended RWSC and APC combinations for given frequencies. If this is done, Array Integrity with Breakpoints feature works as expected. Valid RWSC/APC combinations listed in the specification are:

Flash Operating Frequency	RWSC	APC
30 MHz	0	0
100 MHz	2	1
133 MHz	3	1
167 MHz	4	1
200 MHz	5	2

A second workaround is if the above RWSC and APC combinations (listed in the description) are desired to be checked, do so without enabling breakpoints. In this case, the first EER or SBC event will be logged, and the MISR will correctly reflect the result of all reads being executed.

ERR008341: FlexCAN: Entering Freeze Mode or Low Power Mode from Normal Mode can cause the FlexCAN module to stop operating.

Description

In the Flexible Controller Area Network (FlexCAN) module, if the Freeze Enable bit (FRZ) in the Module Configuration Register (MCR) is asserted and the Freeze Mode is requested by asserting the Halt bit (HALT) in MCR, in some cases, the Freeze Mode Acknowledge bit (FRZACK) in the MCR may never be asserted.

In addition, the Low-Power Mode Acknowledge bit (LPMACK) in the MCR may never be asserted in some cases when the Low-Power Mode is requested.

Under the two scenarios described above, the loss of ACK assertion (FRZACK, LPMACK) causes a lock condition. A soft reset action is required in order to remove the lock condition.

The change from Normal Mode to Low-Power Mode cannot be done directly. Instead, first change mode from Normal to Freeze Mode, and then from Freeze to Low-Power Mode.

Workaround

To avoid the lock condition, the following procedures must be used:

A) Procedure to enter in Freeze Mode:

1. Set both the Freeze Enable bit (FRZ) and the Halt bit (HALT) in the Module Control Register (MCR).
2. Check if the Module Disable bit (MDIS) in MCR register is set. If yes, clear the MDIS bit.
3. Poll the MCR register until the Freeze Mode Acknowledge bit (FRZACK) in MCR is set or the timeout is reached (see NOTE below).

4. If the Freeze Mode Acknowledge bit (FRZACK) is set, no further action is required. Skip steps 5 to 8.
5. If the timeout is reached because the Freeze Mode Acknowledge bit (FRZACK) is still cleared, then set the Soft Reset bit (SOFRST) in MCR.
6. Poll the MCR register until the Soft Reset bit (SOFRST) bit is cleared.
7. Reconfigure the Module Control Register (MCR)
8. Reconfigure all the Interrupt Mask Registers (IMASKn).

After Step 8, the module will be in Freeze Mode.

NOTE: The minimum timeout duration must be equivalent to:

- a) 730 CAN bits if the CAN FD Operation Enable bit (FDEN) in MCR is set (CAN bits calculated at arbitration bit rate),
- b) 180 CAN bits if the FDEN bit is cleared.

B) Procedure to enter in Low-Power Mode:

1. Enter in Freeze Mode (execute the procedure A).
2. Request the Low-Power Mode.
3. Poll the MCR register until the Low-Power Mode Acknowledge (LPMACK) bit in MCR is set.

ERR008799: SGM: 8-bit writes to FIFORP register incorrectly clears/flushes all channels

Description

When 8-bit writes are made to any of the channels (FRPCHn) of the FIFO read pointer register (FIFORP), all 4 channels have their FIFO, read/write pointers and flags cleared instead of just affecting the single channel that was written.

Workaround

To clear the FIFO, read/write pointers and flags of a single channel an 8-bit write to the relevant channel (FWPCHn) field in the FIFO write pointer register (FIFOWP) should be used.

ERR008950: RLE_DEC: eDMA transaction may not finish correctly on certain conditions

Description

The following programming scenarios of Run Length Encoding Decoder (RLE_DEC) and eDMA may result in improper transactions:

Case 1:

When eDMA.TCD[NBYTES] is equal to eDMA.TCD[SSIZE] (in bytes), the RLE_DEC will trigger the first request but subsequent eDMA requests will not occur and the decoder will hang.

Case 2:

When THRESHOLD is equal to NBYTES, the RLE_DEC will trigger extra DMA request at the end of eDMA transaction which might set RXFIF or TXEIF flags for receiver RX and transmitter TX channels respectively.

Workaround

The following 2 conditions should be maintained on the RLE_DEC and eDMA configuration:

Condition 1:

eDMA.TCD[NBYTES] >= 2 x eDMA.TCD[SSIZE] (in bytes)

For example: eDMA.TCD[NBYTES] = 4 and eDMA.TCD[SSIZE] = 1 (16-bit) is a correct configuration.

Condition 2:

RLE_DEC.MCR[RX/TX_FIFO_THRESHOLD] >= eDMA.TCD[NBYTES] + eDMA.TCD[SSIZE] (in bytes)

For example: RLE_DEC.MCR[THRESHOLD] = 6 and eDMA.TCD[NBYTES] = 4 and eDMA.TCD[SSIZE] = 1 (16-bit) is a correct configuration.

ERR008951: I2C: Attempting a start cycle while the bus is busy may generate a short clock pulse

Description

When the I2C (Inter-Integrated Circuit) is operating in a multi-master network and a start cycle is attempted by the I2C device when the bus is busy, the attempting master will lose arbitration as expected but a short extra clock cycle is generated in the bus. After losing arbitration, the master switches to slave mode but it does not detect the short clock pulse. The acknowledge signal is expected at the ninth clock by the current bus master but it is not sent as expected due to the undetected short clock pulse.

Workaround

Software must ensure that the I2C BUS is idle by checking the bus busy bit in the I2C Bus Status Register (I2C_IBSR.IBB) before switching to master mode and attempting a Start cycle.

ERR008962: 2D-ACE: Layers using RLE 16bpp compressed data require a byte swap

Description

When using Run Length Encoding (RLE) mode on a layer from the Display Controller (2D-ACE) with a 16bpp format (RGB565, ARGB1555, ARGB4444, APAL8), the pixel values will appear incorrect because the compressed data requires a byte swap before compression, compared to uncompressed 16bpp formats.

Workaround

The RLE compression of images is usually performed on a computer or external host. If the RLE compressed images will be used on 2D-ACE layers, perform a byte swap operation for each 16bit pixel value on the image before performing the RLE compression.

For example, when not using RLE (raw data) a pixel value may be 0x00,0xFF. When using RLE mode on a layer, that pixel needs to be reordered to 0xFF,0x00 and then RLE compression can be applied to obtain the same output as in raw mode.

ERR009114: XRDC:Illegal values written to MRGD_W2[SNUM] and PDAC_W0[SNUM] will result in undefined behavior.**Description**

Writes to the reserved bits above the most significant bits of MRGD_W2[SNUM] and PDAC_W0[SNUM] will result in undefined behavior.

Workaround

Avoid writing illegal values to MRGD_W2[SNUM] and PDAC_W0[SNUM].

ERR009156: LDB: OpenLDI 18-bit SPWG mode does not work correctly**Description**

When the device is configured to work in 18 bit SPWG Mode, the LVDS Display Bridge (LDB) incorrectly selects the least significant 18 bits of the output bus rather than the 6 most significant bits from each color component.

Workaround

Configure the Module in 24 bit JEIDA mode and do not use the last line (TX3) from the OpenLDI module. By doing this the module behaves exactly as required in SPWG 18-bit mode.

ERR009214: SPI: Only 16 bits are accessible on the SPI_PUSHR_SLAVE register**Description**

In the Serial Peripheral Interface module, the PUSH TX FIFO register in Slave Mode (SPI_PUSHR_SLAVE.TXDATA) all [31:0] bits are shown as accessible but actually only [15:0] bits are valid. Bits [31:16] are reserved and will always read as zero. Data written to SPI_PUSHR_SLAVE.TXDATA[15:0] will be directly transferred to TX FIFO. Reading from the SPI_PUSHR_SLAVE.TXDATA register will return the topmost entry of the TX FIFO.

Workaround

Only read or write the SPI_PUSHR_SLAVE.TXDATA[15:0] for valid data.

ERR009250: PASS: JTAG password not working during reset**Description**

The Debug Interface Access cannot be enabled by supplying the JTAG password during reset.

Workaround

To enable the Debug Interface Access, supply the JTAG password after reset.

ERR009265: FTM: Incorrect match may be generated if intermediate load feature is used in toggle mode**Description**

When a channel (n) match is used as an intermediate reload, an incorrect second match may occur immediately following the correct match. The issue is problematic only if channel (n) is configured for output compare with the output configured to toggle mode. In this scenario, channel (n) toggles on the correct match and again on the incorrect match. The issue may also occur if a certain channel has a match which is coincident with an intermediate reload point of any other channel.

Workaround

If any channel is configured for output compare mode with the output set for toggle mode, the intermediate reload feature must not be used.

ERR009319: MDDRC: DDR2 interface will not properly drive the DQ signal high during the first cycle of a write operation.**Description**

Due a problem with the IO level shifter, during the first cycle of a write operation the DQ signals will not be properly driven to the logical 1 level. This results on the external memory interpreting this value as a logical 0, hence storing the wrong information. MDDRC read operations work normally since this problem only affects write operations. Subsequent writes within any given burst are unaffected.

Workaround

Since VREF voltage reference is used on DDR2 systems as threshold to determine if the signal is a logical 1 or 0, lowering its value with respect to VDDQ/2 gives some margin to properly detect the value when a logical 1 is asserted. Lowering VREF by 0.15V with respect to the ideal target of VDDQ/2 will improve the performance and will allow to run at the target speed. This workaround is for development purposes and is not guaranteed to work on a production environment.

ERR009395: MDDRC: Self Refresh command during transition to Low Power mode may not function reliably**Description**

When the memory controller (MDDRC) attempts to enter to self-refresh mode a glitch is generated at the CKE pin. This causes the memory to exit from self-refresh mode and data corruption occurs. (i.e. the memory will not retain the data prior to intent to enter self-refresh mode).

Workaround

It is not possible to achieve Self-refresh mode.

ERR009629: 2D-ACE: Spurious generation of writeback underrun flag with HUD operation

Description

When writeback operation is enabled with HUD operation, a false writeback underrun event is generated if the HUD descriptor has a different segment for last pixel of the last HUD line in comparison to the penultimate pixel. In such a case, the image is correctly written back to the system memory but writeback done flag is not set while writeback underrun is generated.

Workaround

The tool used to generate the HUD descriptor should ensure that the last pixel of the last line is in the same segment as the penultimate pixel.

ERR009656: DSPI: Frame transfer does not restart in case of SPI parity error in master mode

Description

In the Deserial Serial Peripheral Interface (DSPI) module, in the scenario when:

1. Master/slave mode select bit (MTSR) of Module Configuration register (MCR) is set (MCR[MSTR]=0b1) to configure the module in master mode
2. SPI communication is selected via DSPI Configuration field (DCONF) in MCR (MCR[DCONF] = 0b00)
3. Parity reception check on received frame is enabled by setting the Parity Enable or Mask tASC delay (PE_MASC) bit of DSPI PUSH FIFO Register In Master Mode (PUSHR), i.e. PUSHR[PE]=0b1.
4. Parity Error Stop bit (PES) of MCR is set (MCR[PES]=0b1) which stops SPI frame transfer in case of parity error
5. Parity error is detected on received frame.

Then the next frame transfer is stopped, the SPI Parity Error Flag bit (SPEF) of the DSPI Status Register (DSPI_SR) is set (SR[SPEF] =0b1) and the corresponding SPI parity error interrupt is asserted. Even after the interrupt is serviced and SR[SPEF] is reset, the frame transfer does not restart.

Workaround

Do not use SPI frame transfer stop in case of parity error detection for SPI transmission in master mode. For this, keep the Parity Error Stop bit of Module Configuration Register de-asserted (MCR[PES] = 0b0).

ERR009658: SPI: Inconsistent loading of shift register data into the receive FIFO following an overflow event

Description

In the Serial Peripheral Interface (SPI) module, when both the receive FIFO and shift register are full (Receive FIFO Overflow Flag bit in Status Register is set (SR [RFOF] = 0b1)) and then the Clear Rx FIFO bit in Module Configuration Register (MCR [CLR_RXF]) is asserted to clear the receive FIFO, shift register data is sometimes loaded into the receive FIFO after the clear operation completes.

Workaround

1. Avoid a receive FIFO overflow condition (SR[RFOF] should never be 0b1). To do this, monitor the RX FIFO Counter field of the Status Register (SR[RXCTR]) which indicates the number of entries in receive FIFO and clear before the counter equals the FIFO depth.
2. Alternatively, after every receive FIFO clear operation (MCR[CLR_RXF] = 0b1) following a receive FIFO overflow (SR[RFOF] = 0b1) scenario, perform a single read from receive FIFO and discard the read data.

ERR009671: PMCDIG: High Voltage Detector is not operating correctly

Description

The High Voltage Detection (HVD) feature can be enabled or disabled through UTEST_MISC DCF client using the HVD bit. If the HVD bit is programmed more than once to a different values the device may get stuck during a reset event. For example, if the HVD is initially programmed to be disabled and an additional UTEST_MISC DCF client is added where the HVD bit is programmed to be enabled the stuck in reset condition may occur.

Additionally, The Power Management Controller Digital Interface (PMCDIG) contains a status bit which should denote a high voltage event (PMC_SGSR[HVD_LV_COLD]). In this scenario when a functional reset is generated, the HVD event is generated even when VDD_LV supply is within operating range. This gets captured in PMC_SGSR register as a HVD event. Hence PMC_SGSR captures a HVD event even when supplies are within operating range.

Workaround

The following steps are required to avoid the device getting stuck in a reset state:

- The UTEST_MISC DCF client should be programmed once in UTEST Flash.
- The HVD feature be enabled in UTEST_MISC DCF client.
- The PMC_MCR[HVD_REE] bit must be zero.

The following steps are required to verify if there is a HVD event:

- Check PMC_SGSR[HVD_LV_COLD]
- If PMC_SGSR[HVD_LV_COLD] = 1, write 1 on this register and recheck the status of PMC_SGSR[HVD_LV_COLD] again.
- If PMC_SGSR[HVD_LV_COLD] is again set, this indicates a valid HVD event. Generate Software triggered Functional/destructive reset through the mode entry module (MC_ME) as required.

ERR009757: FlexECC: GRAM ECC errors may be incorrectly asserted on certain types of access

Description

GRAM ECC errors are incorrectly indicated when a bus master issues a burst write where the first beat is non-sparse and followed by sparse beats. This problem occurs only on write operations and only affects the Cortex A5 Processor, the 2D-ACE and the GC355 Graphics Processing Unit (GPU) when writing to GRAM when FlexECC is enabled.

Workaround

To avoid triggering ECC errors when writing to GRAM with the Cortex-A5 core, select the suitable workaround from the following list based on your system configuration:

- If accessed GRAM is mapped as Normal non-cacheable memory, set the Disable data Write Bursts (DWBST) bit from the Auxiliary Control register (ACTLR) on the Cortex-A5 on system initialization.
- If accessed GRAM is mapped as Normal cacheable memory, either set the Read Allocate Disable (RADIS) bit or set the DWBST bit from the Auxiliary Control register (ACTLR) on the Cortex-A5 on system initialization.
- Alternatively, the MMU can be used to configure the regions accessed by the Cortex-A5 to "device" type or "strongly-ordered" type.

For the GC355 GPU and the 2D-ACE, it is not possible to avoid the assertion of incorrect ECC errors when writing to GRAM when FlexECC is enabled. It is possible to use GRAM with FlexECC disabled or use other memories such as SRAM or DRAM.

ERR009892: STCU: System not able to handle PLL Loss of Lock event during offline/online selftest

Description

PLL Loss of Lock event during STCU offline/online selftest mode, where selftest is configured to run on PLL can cause the system to hang.

Workaround

It is recommended to run system on IRC for both offline/online selftest execution.

ERR009896: CA5: CA5 hardware mechanism to reset the TLB and Cache would not work reliably under all PVT conditions.

Description

CA5 asynchronous reset de-assertion timing is met @160MHz. CA5 maximum functional frequency is 320MHz.

During CA5 reset de-assertion through MC_ME_CADDR1[RMC], if CGM_SC_DC1[DIV] is programmed to generate output clock which is greater than 160 MHz, it may lead to an unexpected illegal internal state of the processor.

Workaround

Below steps need to be followed to avoid the scenario:

1. Before enabling CA5 through RMC, ensure CGM_SC_DC1[DIV] is programmed to generate CA5 clock of 160 MHz or less.
2. Enable CA5, run basic CA5 initialization code, enable wakeup interrupt and put the core in WFI state.
3. Ensure CA5 has entered WFI mode by reading ME_CS[1] status
4. Configure CGM_SC_DC1[DIV] to generate CA5 clock of required frequency(320MHz).
5. Wake-up CA5 and run application.

ERR010170: QuadSPI: Insufficient read data may be received in the RX Data Buffer register**Description**

Data read from flash through QuadSPI using Peripheral Bus Interface (IPS) may return insufficient data in the RX Buffer Data register (QuadSPI_RBDRn) when the read data size of a flash transaction is programmed to be greater than 32 bytes.

Workaround

For data size greater than 32 bytes, program the IP data transfer size in the IP configuration register (QuadSPI_IPCR[IDATSZ]) to be in multiples of 8 bytes.

ERR010202: RTC: Software update of Time of Day register (RTC_TOD) might cause the internal counters to sample invalid values**Description**

A software write of the Real Time Clock Time of Day register (RTC_TOD) might cause the internal RTC counters (hour, minutes, seconds) to sample invalid values when the write coincides with the RTC counter clock edge. These invalid values are reflected in the RTC_TOD register only on the subsequent second interrupt.

Workaround

This errata can be handled in two ways:

1. Update RTC_TOD with RTC disabled

Disable the RTC to reduce the likelihood of the issue happening and verify if the written value is reflected on the TOD register at the next second interrupt, if not perform the write again.

2. Mimic RTC_TOD register on software

Create a variable to keep track of an offset with respect the Time of Day register. This offset will depend on the desired Time of Day value, for instance if the TOD register holds a value of 1:30:30 and the Time of Day is 2:00:30 an offset of 0:30:00 will be required to adjust the value in the TOD register with respect the actual time. Updates to the Time of Day are performed by adjusting the offset. The issue will never occur since the register will never be written, only the offset variable will be modified..

ERR010265: MC_ME: Wakeup event while transitioning to a low power mode may cause the Mode Transition Status bit to remain asserted**Description**

While transitioning to a low power mode, if a wakeup interrupt event occurs between writing the Mode Control Register (MC_ME_MCTL) and executing a Wait For Interrupt (WFI) instruction, the low power mode transition will abort but the Mode Transition Status bit in the Global Status Register (MC_ME_GS[S_MTRANS]) will remain asserted.

The Mode Transition Status bit signals when a mode transition is ongoing. If the application software is polling this bit, it can cause an indefinite stall of the application.

Workaround

Workaround 1:

To avoid stalling of the application while waiting on the Mode Transition Status bit to be cleared, the Software Watchdog (SWT) should be enabled before starting the mode transition, this is achieved by setting the Watchdog Enable bit in the Software Watchdog Control Register (SWT_CR[WEN]). The SWT will issue a reset in case the device stalls waiting for the Mode Transition Status bit to be cleared.

Once in low power mode, If an interrupt by the SWT event is not desired, the Slow Internal RC Oscillator (SWT clock source) can be disabled in the target low power mode. In case the target mode is StandBy0 disabling the Slow Internal RC Oscillator is not required since the SWT is disabled in this mode.

Workaround 2:

If a reset is not desired, a timer can be configured to generate a timeout interrupt event, inside the interrupt service routine (ISR), a wait for interrupt (WFI) instruction needs to be executed again, the system will now enter the desired low power mode and the mode transition bit will be cleared.

If the previous wake-up event was to abort low power mode entry, a dummy timeout interrupt can be set prior to second WFI execution to exit low power mode.

ERR010327: ADC: Incorrect channel under measure is indicated after sampling phase of conversion until conversion completes

Description

The Main Status Register Channel under measure address field (ADC_MSR[CHADDR]) indicates which ADC channel is currently performing a conversion. This field indicates the correct channel during the sampling phase of conversion, but will display an incorrect value in the subsequent phases until conversion is complete.

Workaround

User must only consider ADC_MSR[CHADDR] to be valid when the ADC is in the sample phase of conversion. The Main Status Register Status of the ADC field shows when the ADC is in the sample phase (ADC_MSR[ADCSTATUS] = 0b100).

ERR010377: MC_ME: Mode transition from DRUN/RUN mode to STANDBY will not complete if a wakeup event is triggered in a 50ns window

Description

While transitioning from DRUN/RUNx to STANDBY there is a susceptibility window (50 ns typical) at which if a wake-up event occurs the mode transition will not complete. The window occurs in the STANDBY entry transition period (60 μ s typical) - this period is from the mode transition request at the Mode Control Register (MC_ME_MCTL) to a toggle of the External Regulator Control pin (EXTREGC). The EXTREGC pin signals the low power transition is complete.

For the case the mode transition does not complete the MCU will be stuck in STANDBY and will only recover via a power-cycle of VDDE_A.

Workaround

Ensure wake-ups are not triggered in the STANDBY entry transition period during the DRUN to STANDBY mode transition by adhering to all of the following guidelines:

1. If the application cannot guarantee to avoid triggering a wake-up event during the STANDBY entry transition period, prior to entering STANDBY mode all external wake-ups must be disabled.
2. Application SW should use a periodic wake-up (e.g. Real Time Clock Autonomous Periodic Interrupt) and poll the Wake-up Status register (WKPU_WISR). If a wake-up is recorded at WKPU_WISR this signals to the application SW that an external wake-up has occurred whilst in STANDBY mode.
3. The RTC-API timer must not timeout during the STANDBY entry transition period.

ERR010379: MC_ME: Mode transition from DRUN/RUN mode to STANDBY may not complete if any Low Voltage Detect or Power-On Reset event is asserted during a susceptibility window**Description**

Power-On Reset (PORST) will NOT cause this issue if masked (UTEST_MISC[MASK_PORST] = 1, default: masked)

From power-up to DRUN there is a window (50 ns typical) at which time if any of the Low Voltage Detects (LVDs) are asserted, the mode transition will not complete. (Window #1)

From DRUN/RUNx to STANDBY transition there is a window (50 ns typical) at which time if the External Reset (EXR) is asserted, the mode transition will not complete. The window occurs in the STANDBY entry transition period (60 µs typical) - this period is from the mode transition request at the Mode Control Register (MC_ME_MCTL) to a toggle of the External Regulator Control pin (EXTREGC). The EXTREG pin signals the low power transition is complete. (Window #2)

Upon wake-up at exit from STANDBY there is a single window (50 ns typical) at which time if any of the LVDs are asserted, the mode transition will not complete. This window occurs in the STANDBY exit transition period (12 µs typical) immediately after assertion of the wake-up signal. (Window #3)

For the case the mode transition does not complete the MCU will be stuck in reset (Window #1) or stuck in STANDBY (Window #2 and #3) and will only recover via a power-cycle of VDDE_A.

Workaround

Ensure that any Low Voltage Detect or Power-On Reset (LVD / PORST) is not triggered during the windows of susceptibility at Power-up, at the entry to STANDBY mode or at the exit of STANDBY (window #1, window #2 and window #3 respectively).

ERR010526: IOP_modes: IOP Modes and related mode transition features are not supported.**Description**

IOP Modes and related mode transition features are not supported.

Workaround

The user must not use the IOP mode and related mode transitions. Any reference to IOP mode(s) and related mode transition must be ignored. Please contact your NXP representative for further details.

ERR010590: PLL: Might remain unlocked when enabled after Standby or power on**Description**

When enabled after an event where the following conditions are met, the PLL might fail to lock:

- 1.- VDD_LV (1.2 V) was disabled
- 2.- A Pre-divider of 1 (PLLDIG_PLLDV[PREDIV] = 0 or 1) is used
- 3.- The PLL is clocked from the fast external oscillator (FXOSC)

Common situations in which VDD_LV might be disabled are Standby and power-off of the device.

Workaround

There are three ways to avoid this:

- 1.- Avoid using a pre-divider of 1 (PLLDIG_PLLDV[PREDIV] = 0 or 1) and instead use a value of 2.
- 2.- During Standby leave the supply to VDD_LV enabled.
- 3.- Initialize the PLL using the fast internal oscillator (FIRC) as source clock and then switch to use the fast external oscillator (FXOSC).

ERR010755: DSPI: Transmit and Receive FIFO fill flags in status register is not cleared when DMA is improperly configured**Description**

The Deserial/Serial Peripheral Interface Transmit and Receive First In/First Out (FIFO) buffers can request additional information to be transferred via the Direct Memory Access (DMA) module when either the Transmit or Receive FIFO Fill/Drain Flags are set in the DSPI Status Register (SR[TFFF/RFDF]). However, the Transmit Fill Flag indicates that at least 1 location each (2 bytes each) in the Transmit and Command FIFOs is available to be written. It does not indicate that the FIFO is empty. Similarly, Receive FIFO fill flag only indicates at least 1 location (2 bytes) of the FIFO is available to be read. It does not indicate that the FIFO is full. If the DMA is configured to transfer more than 1 FIFO location size of data, the FIFO Fill/Drain Flags may not be properly cleared indicating that the FIFO is not full even when the FIFO is actually full (for Transmit FIFO) and not empty when the FIFO is actually empty (for Receive FIFO).

Workaround

Properly configure the DMA to fill/drain only 2 bytes to Transmit, Command and Receive FIFOs. Use the DMA loop to transfer more data if needed.

ERR010835: 2D-ACE: Incorrect values may be read while reading Heads Up Display registers**Description**

The 2D ACE block has a functionality of supporting Heads up display. There are registers related to Heads up display functionality (0x5000 - 0x5020) integrated within the IP. Reading these registers might return incorrect values.

Workaround

Software must not rely on read back values from these registers.

ERR010900: FCCU: False indication of a fault state for a single safe clock period can be generated on the error output pin

Description

The error out pin from the Fault Collection and Control Unit (FCCU) may pulse to a logic low (0b0) when the following conditions are fulfilled:

- software changes the error out protocol from a toggling protocol to a not-toggling protocol, and programs the FCCU_CFG.FCCU_SET_AFTER_RESET bit to 0b1
- software switches the Fault Collection and Control Unit (FCCU) state machine from CONFIG to NORMAL state

The duration of the glitch is equal to a single clock period of the Internal RC oscillator and there is a 50% of probability of the pulse occurring.

Workaround

Split the configuration of the FCCU in 2 phases.

During the first phase, software should do the following:

- 1) move the FCCU to the CONFIG state
- 2) configure the FCCU including the error out protocol, but without setting the FCCU_CFG.FCCU_SET_AFTER_RESET flag to 0b1 (leave as 0b0)
- 3) exit to the NORMAL state

During the second phase, software should do the following:

- 4) move the FCCU to the CONFIG state
- 5) set the FCCU_CFG.FCCU_SET_AFTER_RESET flag to 0b1
- 6) exit to the NORMAL state

Note: The default (after reset) error out protocol is the Dual Rail. Since this is a toggling protocol, the software must execute the above steps each time the user wants to switch to a non-toggling error out protocol.

ERR010963: Flash: Memory accesses may be corrupted when flash is operating between 33MHz and 75MHz

Description

Error Correction Code (ECC) errors may be generated in the flash due to corrupted data when all of the following conditions are met:

- The flash operating frequency is greater than 33MHz and less than or equal to 75MHz
- Read Wait State Control (PFLASH_PFCR1[RWSC]) = 2 and Address Pipeline Control (PFLASH_PFCR1[APC]) = 1
- Pipelined reads which are executed between the UTEST flash block and any other flash block. Pipelined reads are overlapping reads, where before the previous read is completed a new read is requested.

Device has UTEST memory space and remaining flash area is the main array memory space. This issue condition occurs if pipelined reads are executed between UTEST and the main array space. If pipelined reads are executed between UTEST and UTEST memory space or between main array and main array memory space, this issue condition will not be seen.

Workaround

When the flash clock frequency is greater than 33MHz and less than or equal to 75MHz configure PFLASH_PFCR1[RWSC] = 2 and PFLASH_PFCR1[APC] = 0. The configuration for all other flash clock frequencies is specified in the MCU datasheet.

ERR011306: SAR ADC: Incorrect value of ADC power down exit delay evaluated by the formula given in PDEDR [PDDED] field description

Description

The formula in the register field ADC_PDEDR [PDDED] provides the delay between the power down bit reset and start of conversion value in number of clock cycles of the ADC module clock, however the given formula of $PDDED \times 1/[ADC_clock_frequency]$ is incorrect. This gives a calculated value that is too short by 1 cycle of ADC Bus clock and 1 cycle of ADC clock (AD_clk).

Workaround

The correct formula that should be used to calculate the value for the ADC_PDEDR[PDDED] register is -
 $(1/\text{ADC Bus clock}) + ((PDDED+1) \times 1/\text{ADC_clock_frequency})$

Where:

ADC_clock_frequency = Frequency of ADC clock (AD_clk)

ADC Bus clock= Module interface clock for register access (ADC_CLK)

ERR011407: CMU: Sudden loss of clock does not signal the Fault Collection and Control Unit

Description

The Clock Monitor Unit (CMU) detects when the frequency of a monitored clock drops below a programmed threshold and asserts the Frequency Less than Low Threshold (FLL) signal if this occurs. The FLL signal is routed to the Fault Collection and Control Unit (FCCU) providing a mechanism to react to the clock fault but due to the monitoring implementation the FLL signal will not be triggered when the monitored clock suddenly stops.

Workaround

Each of the CMU monitored clocks has been analysed for the system level failure effect upon loss of the monitored clock and the safety mechanisms present to detect this. From this analysis it is concluded that loss of all the monitored clocks can be detected by other existing safety mechanisms in the system.

Further, since the CMU monitored clocks are derived from one of the system clock sources (IRC_CLK, XOSC_CLK, PLL0_PHI_CLK, PLL1_PHI_CLK or SDPLL_CLK) if the loss of the monitored clock is caused by the loss of the source clock then this will be detected and reported to FCCU by existing source clock loss detection mechanisms.

CMU_5 is an exception because it is possible to source the monitored LFAST_CLK from external LFAST_REF_CLK input instead of a system clock source. In the externally provided LFAST_CLK use-case the loss of LFAST_REF_CLK can only be detected by loss of the LFAST frame transmit/receive functionality which leads to interruption in the LFAST communication.

ERR050090: DSPI/SPI: Incorrect data may be transmitted in slave mode

Description

If the Serial Peripheral Interface (SPI or the Deserial/Serial Peripheral Interface) is operating in slave mode, incorrect or stale data may be transmitted in next transaction without underflow interrupt generation if the set up time of the Peripheral Chip Select (PCS) to the SPI Serial Clock (SCLK) is short and the transmit FIFO may become empty after one transaction.

This can occur if the PCS to SCK is less than:

$$4 \times \text{IPG_CLOCK_PERIOD} + 4 \times \text{DSPI_CLOCK_PERIOD} + 0.5 \times \text{SCK_CLOCK_PERIOD}$$

Where:

IPG_CLOCK is the internal bus clock ("system" clock)

DSPI_CLOCK is the protocol clock.

SCK_CLOCK is the Line-Side Serial Communication Clock.

Workaround

When operating in slave mode, software must ensure that the time interval between PCS assertion to start of SCK Clock is greater than $4 \times \text{IPG_CLOCK_PERIOD} + 4 \times \text{DSPI_CLOCK_PERIOD} + 0.5 \times \text{SCK_CLOCK_PERIOD}$.

To meet this requirement, the Master SPI can either lengthen the PCS to SCK assertion time or decrease the frequency of the communication interface, or both.

ERR050130: PIT: Temporary incorrect value reported in LTMR64H register in lifetimer mode

Description

When the Programmable interrupt timer (PIT) module is used in lifetimer mode, timer 0 and timer 1 are chained and the timer load start value (LDVAL0[TSV] and LDVAL1[TSV]) are set according to the application need for both timers. When timer 0 current time value (CVAL0[TVL]) reaches 0x0 and subsequently reloads to LDVAL0[TSV], then timer 1 CVAL1[TVL] should decrement by 0x1.

However this decrement does not occur until one cycle later, therefore a read of the PIT upper lifetime timer register (LTMR64H) is followed by a read of the PIT lower lifetime timer register (LTMR64L) at the instant when timer 0 has reloaded to LDVAL0[TSV] and timer 1 is yet to be decremented in next cycle then an incorrect timer value in LTMR64H[LTH] is expected.

Workaround

In lifetimer mode if the read value of LTMR64L[LTL] is equal to LDVAL0[TSV] then read both LTMR64H and LTMR64L registers one additional time to obtain the correct lifetime value.

ERR050246: FlexCAN: Receive Message Buffers may have its Code Field corrupted if the Receive FIFO function is used

Description

If the Code Field of a Receive Message Buffer is corrupted it may deactivate the Message Buffer, so it is unable to receive new messages. It may also turn a Receive Message Buffer into any type of Message Buffer as defined in the Message buffer structure section in the device documentation.

The Code Field of the FlexCAN Receive Message Buffers (MB) may get corrupted if the following sequence occurs.

- 1- A message is received and transferred to an MB (i.e. MBx)
- 2- MBx is locked by software for more than 20 CAN bit times (time determines the probability of erratum to manifest).
- 3- SMB0 (Serial Message Buffer 0) receives a message (i.e. message1) intended for MBx, but destination is locked by the software (as depicted in point 2 above) and therefore NOT transferred to MBx.
- 4- A subsequent incoming message (i.e. message2) is being loaded into SMB1 (as SMB0 is full) and is evaluated by the FlexCAN hardware as being for the FIFO.
- 5- During the message2, the MBx is unlocked. Then, the content of SMB0 is transferred to MBx and the CODE field is updated with an incorrect value.

The problem does not occur in cases when only Rx FIFO or only a dedicated MB is used (i.e. either RX MB or Rx FIFO is used). The problem also does not occur when the Enhanced Rx FIFO and dedicated MB are used in the same application. The problem only occurs if the FlexCAN is programmed to receive in the Legacy FIFO and dedicated MB at the same application.

Workaround

This defect only applies if the Receive FIFO (Legacy Rx FIFO) is used. This feature is enabled by RFEN bit in the Module Control Register (MCR). If the Rx FIFO is not used, the Receive Message Buffer Code Field is not corrupted.

If available on the device, use the enhanced Rx FIFO feature instead of the Legacy Rx FIFO. The Enhanced Rx FIFO is enabled by the ERFEN bit in the Enhanced Rx FIFO Control Register (ERFCR).

The defect does not occur if the Receive Message Buffer lock time is less than or equal to the time equivalent to 20 x CAN bit time.

The recommended way for the CPU to service (read) the frame received in a mailbox is by the following procedure:

1. Read the Control and Status word of that mailbox.
2. Check if the BUSY bit is deasserted, indicating that the mailbox is not locked. Repeat step 1) while it is asserted.
3. Read the contents of the mailbox.
4. Clear the proper flag in the IFLAG register.
5. Read the Free Running Timer register (TIMER) to unlock the mailbox

In order to guarantee that this procedure occurs in less than 20 CAN bit times, the MB receive handling process in software (step 1 to step 5 above) should be performed as a 'critical code section' (interrupts disabled before execution) and should ensure that the MB receive handling occurs in a deterministic number of cycles.

ERR050395: ENET: Ethernet RX hang when receiving traffic through multiple queues

Description

Two or more applications are enabled to share the same Ethernet module by using different queues. At least 2 queues are configured to receive packets, with flushing enabled (RX_FLUSHx). When queues become full, packets are normally flushed, but under certain conditions of traffic, a lock-up of the Rx path can happen instead. When this occurs, the buffer descriptor for the last received packet contains an incorrect packet size (equal to the maximum buffer size). Packets cannot be received anymore, but the TX path remains unaffected. To recover the RX path, the ENET hardware block must be reset and re-configured.

Workaround

Unless the use case demands it, disable flushing to ensure the problem does not happen.

Or if reset is acceptable:

To recover the RX path, the ENET hardware block must be reset and re-configured

ERR050573: SIRC: Clock output may contain extra clock pulses

Description

The 128 kHz Slow Internal RC (SIRC) oscillator may generate an extra clock pulse per clock period. The occurrence of the potential extra clock pulse may vary for each clock period ranging from no extra clock pulse to one extra clock pulse per period. Factors that affect the occurrence rate are part to part variations, temperature, and core voltage.

The SIRC output clock may be selected as the clock source for the Real Time Clock (RTC) via the RTC_CTRL[CLKSEL] and RTC_CTRL[SCLKSEL] registers, as a clock to monitor in the Clock Monitor Unit (CMU) via the CMU_CSR[CLKSEL1] register, as the clock source for the Software Watchdog Timer (SWT) timers (SWTx) or as the clock source for the LCD via the LCDSCR[LCDOSC] register. The RTC, CMU, and SWT counters/timers may get an extra clock per SIRC clock period causing a higher than expected count (which may affect the RTC count/wakeup duration, the CMU measured SIRC frequency, or the SWT time-out period) or may cause a corrupted count value. The SIRC clock may also be selected to the CLKOUT_0 and CLKOUT_1 pins in which the extra pulse may or may not be observable for a divide by 1 configuration and for non-divide by 1 configurations may affect the divided clock duty cycle or may corrupt or stall the divided clock waveform.

Workaround

Select other clock sources for the RTC. The RTC supports other clock sources via the RTC_CTRL[CLKSEL] and RTC_CTRL[SCLKSEL] registers which include selections for the 32 kHz Slow External Crystal Oscillator (SXOSC), the 16 MHz Fast Internal RC Oscillator (FIRC), or the 8-40 MHz Fast External Crystal Oscillator (FXOSC). If the RTC uses the SIRC clock, then the application needs to manage possible unexpected counter values such as count values that are double the expected value.

If the CMU monitors the SIRC clock, then the application needs to manage possible unexpected measured SIRC frequencies based on possible unexpected counter values such as frequencies that are double the expected value.

Select the other clock source for the LCD. Select the 32 KHZ Slow Oscillator (SXOSC) clock source for the LCD via the LCDSCR[LCDOSC]] register. If the LCD uses the SIRC clock, then the application needs to manage possible unexpected LCD function.

The application needs to account for the possibility of a quicker SWT timeout for any SWT that is enabled. Other timer sources such as a PIT timer may be used to compliment the SWT counts.

If the CLKOUTx pin selects the SIRC clock source, then the application needs to manage the possible unexpected CLKOUT waveforms.

ERR050593: XRDC: DERRLOCn register may not capture the PAC and the MRC instance correctly in case of error violation

Description

XRDC provides access protection mechanism to protect all on-chip resources (registers, volatile- and non volatile memory areas and all other on-chip peripherals) against manipulation and/or unauthorized access from external or internal.

A write attempt by a non core master outside the defined ranges shall lead to an exception in case XRDC region is defined to prevent non core master access. The chip will generate bus error when XRDC policies are violated.

When either a memory region controller or a peripheral access controller detects a domain access violation, the address and attribute information of the offending access is captured. The DERRLOCn read-only registers provide additional information by signaling the instance number of the submodule for which the access violation(s) occurred.

It is recommended that the exception handler for XRDC policy violation begins by reading the HWCFG1 register to determine its domainID. Next, it should use the just-retrieved domainID to index into the DERRLOCn array. The resulting DERRLOCn value is then examined to determine

the instance number of the reporting MRC and/or PAC submodule.

XRDC implements access control and signals violations correctly but if there are multiple violation after the first violation successively then the DERRLOCn register is not able to provide the correct instance number of reporting MRC and/or PAC submodule.

Workaround

To ascertain the correct instance reporting MRC and/or PAC submodule that was source of access violation, follow the below software sequence

Read DID from HWCFG1 register to know masters DID

Read all DERR_W1_n registers to determine which all submodules failed (check EST bit)

Read DERR_W0_n registers for which DERR_W1_n[EST] bit is set

Write to DERR_W3_n corresponding to failing submodules to clear error and rearm them for subsequent captures

ERR050877: Core: Fused MAC instructions give incorrect results for rare data combinations

Description

Arm errata 839676

Affects: Cortex-M4F

Fault Type: Programmer Category B Rare

Fault Status: Present in: r0p0, r0p1. Open.

The Cortex-M4 processor includes optional floating-point logic which supports the fused MAC instructions (VFNMA, VFNMS, VFMA, VFMS). This erratum causes fused MAC operations on certain combinations of operands to result in either or both of the following:

- A result being generated which is one Unit of Least Precision (ULP) greater than the correct result.
- Inexact or underflow flags written to the Floating-point Status Control Register, FPSCR, incorrectly.

Configurations Affected:

Cortex-M4F configured with floating-point.

Conditions:

The conditions for this erratum are all of the following:

1. Cortex-M4 is configured with floating-point and it is enabled in the Coprocessor Access Control Register, CPACR.
2. Flush-to-Zero (FZ) mode is not enabled, that is, FPSCR.FZ is clear.
3. A fused MAC instruction (VFNMA, VFNMS, VFMA, or VFMS) is executed with all of the following properties:
 - The addition part of the operation is Unlike Signed Addition (USA). This implies that the combination of the instruction used and the signs of the operands means that a subtraction is being performed.
 - The result of the instruction, before rounding, is subnormal. This implies that the result is smaller in magnitude than 2-126.
 - The significance of the product and the addend operand are the same or differ by one.

Implications:

If this erratum occurs, then the processor either produces an incorrect result to a computation or fails to run a floating-point exception routine when it should.

Note:

It is expected that most algorithms only use normalised numbers because:

- Subnormal results have low precision.
- It is easier to avoid underflow.

This erratum does not affect algorithms which only use normalized numbers.

Workaround

Enable FZ mode in the FPSCR.

ERR050878: Core: Processor reset asserted asynchronously could corrupt FPB comparator registers and remap to wrong address

Description

Arm errata 1299509

Affects: Cortex-M4, Cortex-M4F

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1. Open.

Normally, the debugger uses the Flash Patch and Breakpoint (FPB) unit for breakpoints or for patching ROM code during debugging. However, you can also use the FPB functionality as a method of in-the-field ROM code patching. On the Cortex-M4 processor, the processor reset can be asynchronously asserted and this could potentially cause problems if the processor is in the middle of writing to debug components (which are not reset by the processor reset) such as the FPB unit.

Configurations Affected:

A Cortex-M4 processor that is configured with debug. Conditions

- 1) The processor is programming the FPB to remap an address in ROM to fetch a replacement opcode or vector from an area in RAM.
- 2) The processor is asynchronously reset during the programming of the FPB.
- 3) The data is incorrectly written to the FPB register due to metastability.

Implications:

In the unlikely event of this occurring it may cause incorrect functional operation of the processor to occur. If the FPB is programmed with incorrect data it may cause the processor to unintentionally patch instructions.

Workaround

The problem does not arise if the FPB is not used to patch instructions. If the FPB is used to patch instructions, a software workaround is to ensure that the FPB is globally disabled before programming any comparators. If code exists which programs the FPB other than at reset, the software workaround should include: 1. Disable the FPB. 2. Program the individual comparators required. 3. Explicitly disable the individual comparators not required. 4. Re-enable the FPB. This sequence prevents any corruptly programmed FPB comparators from being activated.

ERR051156: CSE: BOOT_MAC calculation is done only on [DATA] during secure boot

Description

When the BOOT_MAC is calculated according to the SHE specification the SECURE_BOOT command fails. The reason is that the specification defines the MAC calculation over ["0..0"96|SIZE|DATA] but the CSE calculates the MAC during the secure boot process only over the [DATA].

When the first secure boot is executed and the BOOT_MAC is not programmed on the device then the CSE will calculate it (only over the [DATA]) and store it automatically into the BOOT_MAC slot.

Workaround

BOOT_MAC must be calculated only over the [DATA].

ERR052152: ENET: The hardware acceleration feature for ICMP checksum generation and checking does not work for IPv6.

Description

For ENET/ENET1G, the hardware acceleration feature for ICMP checksum generation and checking does not work for IPv6. It does work for IPv4.

Workaround

Use software for IPv6 ICMP checksum generation and checking.

ERR052226: SWT: Toggling watchdog enable may cause unexpected timeout in some boundary conditions

Description

The Software Watchdog Timer (SWT) may timeout unexpectedly when loading a new timeout value. This can occur when the SWT is paused (CR[WEN]=0b0) to update the TO[WTO], while the counter is less than 0x14 (CO[CNT] = 0x14). When SWT is re-enabled (CR[WEN]=0b1), the SWT resumes the cycle count, but the counter is not updated (CO[CNT]) with the new timeout value before the cycle counter reaches zero.

Workaround

Before setting a new timeout value (TO[WTO]) the SWT must be updated with the watchdog keys ((SR[WSC]=0xA602) and then (SR[WSC] = 0xB480)) to restart the counter value and have the timeout change being made within the appropriate time window, preventing the counter from reaching zero.

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Contents

1	Mask Set Errata for Mask 0N87P	1
1.1	Revision History	1
1.2	Errata and Information Summary	3
2	Known Errata	4
	Legal information	27

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.
