

Efficient general-purpose device for audio applications

The 56800E core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming model and optimized instruction set allow straightforward generation of efficient, compact code for both DSP and microcontroller (MCU) applications. The instruction set is also highly efficient for C compilers, enabling rapid development of optimized control applications.

Target Applications

- Multiprocessor telephony systems
- Stand-alone MP3 players
- Digital telephone answering devices
- Feature phones
- · Voice recognition and command
- Embedded modem/data pump
- LCD and keypad support
- General-purpose devices
- Hands-free automotive devices

Overview

The 56857 core offers a rich feature set and on-chip memory in a 100-pin LQFP. It includes 80 KB of on-chip program SRAM and 48 KB of on-chip data SRAM. With two enhanced synchronous serial interfaces (ESSI) this device can provide outputs for 5.1-channel surround sound. The 56857 core can be designed into multiprocessor systems to provide Internet audio and speech processing functionalities.

56800E Core Features

- Efficient 16-bit digital signal controller engine with dual Harvard architecture
- 120 MIPS at 120 MHz core frequency
- Single-cycle 16 x 16-bit parallel multiplieraccumulator (MAC)
- Four 36-bit accumulators, including extension bits
- · 16-bit bidirectional shifter

- Parallel instruction set with unique addressing modes
- Hardware DO and REP loops
- Three internal address buses and external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Four hardware interrupt levels
- Five software interrupt levels
- Controller-style addressing modes and instructions for compact code
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/enhanced on-chip emulation (EOnCE) debug programming interface

DSP56857

COP/Watchdog **Program Memory** 80 KB SRAM 6-ch. DMA (2) SCI Prog. Chip Selects 2 KB Boot ROM Up to 47 GPIO ESSI 56800E Core 16-bit Quad Timer **120 MIPS** Time of Day **Data Memory** PLL 48 KB SRAM 8-bit Host IF JTAG/EOnCE Freescale Technology





Benefits

- Easy to program with flexible application development tools
- Supports multiple processor connections
- 16-bit quad timer module (with four external pins) that allows capture/compare functionality and can be cascaded
- Quad timer module can also be used for simple digital-to-analog conversion functionality
- ESSI with enhanced network and audio modes
- Time of day (TOD) module for applications requiring clock display
- Flexible 6-channel direct memory access (DMA) allows both internal and external memory transfers with almost no CPU interruption
- Serial peripheral interface (SPI) with master and slave mode supporting connection to other processors or serial memory devices
- Two ESSIs with three transmitters per module provide support for 5.1-channel surround sound

Energy Information

- Fabricated in high-density CMOS with 3.3V, TTL-compatible digital inputs
- · Wait and stop modes available

56857 16-bit Digital Signal Processors

- 120 MIPS at 120 MHz
- 80 KB program SRAM
- 48 KB data SRAM
- 2 KB boot ROM
- Six independent channels of DMA
- Two ESSIs
- Two serial communications interfaces (SCIs)
- Four dedicated general-purpose input/ output (GPIO) pins
- 8-bit parallel host interface
- General-purpose 16-bit quad timer
- JTAG/EOnCE for unobtrusive, real-time debugging
- Computer operating properly (COP)/ watchdog timer

- TOD
- 100-pin LQFP package
- Up to 47 GPIO pins

56857 Memory Features

- Harvard architecture permits up to three simultaneous accesses to program and data memory
- · On-chip memory
 - 80 KB program RAM
 - 48 KB data RAM
 - 2 KB boot ROM
 - Chip select logic used as GPIO

56857 Peripheral Circuit Features

- General-purpose 16-bit quad timer*
- Two SCIs*
- SPI*
- Two ESSI modules*
- Computer operating properly (COP)/ watchdog timer
- JTAG/EOnCE for unobtrusive, real-time debugging
- Six independent channels of DMA
- 8-bit parallel host interface*

- TOD
- Four dedicated GPIO pins
- Up to 47 GPIO pins

*Each peripheral I/O can be used alternately as a GPIO.

Award-Winning Development Environment

- Processor Expert technology provides a rapid application design (RAD) tool that combines easy-to-use, component-based software application creation with an expert knowledge system.
- The CodeWarrior Integrated Development Environment is a sophisticated tool for code navigating, compiling and debugging. A comprehensive set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, Processor Expert technology, the CodeWarrior tool suite and EVMs create a comprehensive, scalable tools solution for easy, fast and efficient development.

Product Documentation

Product	Order Number	Description
DSP56800E Reference Manual	DSP56800ERM	Detailed description of the 56800E architecture, 16-bit DSP core processor and the instruction set
DSP5685x User's Manual	DSP5685xUM	Detailed description of memory, peripherals and interfaces of the 56853, 56854, 56855, 56857 and 56858
DSP56857 Technical Data Sheet	DSP56857	Electrical and timing specifications, pin descriptions and package descriptions
DSP56857 Product Brief	DSP56857PB	Summary description and block diagram of the core, memory, peripherals and interfaces

Ordering Information

Part	DSP56857	
Supply Voltage	1.8V, 3.3V	
Package Type	Low-Profile Quad Flat Pack (LQFP)	
Pin Count	100	
Frequency (MHz)	120	
Order Number	DSP56857BU120	



Freescale, the Freescale logo and CodeWarrior are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Processor Expert is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2005, 2011 Freescale Semiconductor, Inc.

Document Number: 56857FS / REV 3

