

GD3162: ADVANCED IGBT/SIC GATE DRIVER WITH ADJUSTABLE DYNAMIC GATE STRENGTH



The GD3162 is an advanced, galvanically isolated, single-channel gate driver designed to drive the latest SiC and IGBT modules for xEV traction inverters.

The GD3162 offers an adjustable dynamic gate strength drive via a programmable interface over SPI. In addition, advanced programmable protection features are autonomously managed as faults and the status of the power device and gate driver are reported via the interrupt pins.

The GD3162 is designed for high functional safety integrity level systems (ASIL C/D) and meets the stringent requirements of automotive applications. It is fully AEC-Q100 Grade 1 qualified.

OPERATION

- Integrated boost capability for increased drive strength
- Max VCC output voltage: 25 V
- Programmable ADC delay

PROTECTION

- Integrated HV temperature sensing (TSENSE) for NTC thermistor or diode sensors with programmable offset and gain
- Fast VCE DeSat detection and reaction time: < 1 μ s (SiC)
- Improved PWM deadtime range for reduced switching losses (SiC)
- Programmable two-level turn off (2 LTO) and soft shutdown (SSD)
- Provides either MCU controlled or safety logic controlled gate drive to actively discharge the DC link capacitor


FUNCTIONAL SAFETY

- Additional programmable fault pin (INTA)
- Integrated HV fault management (FSISO)
- Programmable VCE output monitoring

INSULATION/ISOLATION

- Minimum common mode transient immunity (CMTI) > 100 V/ns
- 5,000 Vrms galvanic isolation per UL1577 (planned)

GD3162 BLOCK DIAGRAM



EVALUATION TOOLS

FRDMGD3162HBIEVM

FRDMGD3162HBIEVM is a half-bridge evaluation kit populated with two GD3162 single channel IGBT/SiC MOSFET gate drive devices. The evaluation kit is designed to connect to an Hybrid Pack Drive power module for half-bridge evaluations and applications development.



www.nxp.com/gd3162

NXP, the NXP logo and NXP SECURE CONNECTIONS FOR A SMARTER WORLD are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2022 NXP B.V.

Document Number: GD3162FSA4 REV 0