32-Bit Controllers

Class Room Training – CT503

MPC5500 Family Workshop

_target applications_: automotive, commercial, industrial, and aerospace

To learn more: Visit www.freescale.com and type document number MPC5500FS in the Key Word Search, located in the upper right hand corner.

Course Description: A 3-day workshop that covers e200z6 Power Architecture core, memory protection and memory controller, cross-bar switch and all internal/external buses. Also included are details of all on-chip peripherals with hands-on provided on most modules.

After completing the workshop, the participant will understand the basic concepts of the Power Architecture and all major functional blocks of the MPC5500 devices. With hands-on examples and development tools, the participant will be able to program on-chip peripherals and optimize system design.

Who Should Attend: Software and system engineers who need to come up to speed quickly on how to program and with the MPC5500 family.

Participants will be provided: A hard copy of the workshop notes, lab book and textbook. A CDROM of all the lab experiments and demo version of the development tools is also provided.

Prerequisite: Knowledge/experience of some microprocessor/microcontroller is necessary.

Course Fees: $1,000 USD per participant

Course Date and Location: August 19 - 21, 2008, Phoenix, Arizona
Course Enrollment

Open Enrollment: To view a list of open enrollment workshops for the MPC5500 Family:

1. Navigate to:
   http://www.freescale.com/webapp/sps/site/training_information.jsp?code=CT_503_MPC5500_Family
2. Select View Scheduled Events Button (if button is missing, no classes are currently offered).
3. Select the Register Link for the class you wish to attend.

On-Site Enrollment: As with any of our Technical Training courses, the MPC5500M Family workshop can be taught at your facility and customized to fit your needs. The cost of a customer on-site class is dependent on the customer’s training requirements.

Contact: techtraining@freescale.com for more information.

### MPC5500 Family Workshop Agenda

<table>
<thead>
<tr>
<th>Day 1</th>
<th>Day 2</th>
<th>Day 3</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MPC5500 Overview</strong></td>
<td><strong>System Initialization</strong></td>
<td><strong>Peripherals continued...</strong></td>
</tr>
<tr>
<td>• Main Features and Road Map</td>
<td>• PLL and System Clock Generation</td>
<td>• Enhanced Timer Processor Unit (eTPU)</td>
</tr>
<tr>
<td>• Compatibility and Scalability</td>
<td>• Pad (Pin) Assignment and Configuration</td>
<td>• Queued A/D Converter (eQADC)</td>
</tr>
<tr>
<td><strong>Power Architecture Core</strong></td>
<td>• Boot-assist Module (Boot Sequence)</td>
<td>• Enhanced Serial Communication</td>
</tr>
<tr>
<td>• Programming Model</td>
<td>• Device Configuration</td>
<td>• Interface (eSCI) and LIN Bus</td>
</tr>
<tr>
<td>• Classic PowerPC Instruction Set</td>
<td>• System Reset Sources and Reset Handling</td>
<td>• DSPI</td>
</tr>
<tr>
<td>• Power Architecture Exceptions and Interrupts</td>
<td>• Software Initialization Checklist</td>
<td>• FlexCAN</td>
</tr>
<tr>
<td>• Interrupt Controller</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Memory Management Unit (MMU)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Unified Cache</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Unified Cache</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Peripherals**

- Enhanced DMA (eDMA)
- Modular I/O System (eMIOS)

**System Memory**

- Error Correction Code
- SRAM
- Flash

**Tools**

- Nexus Summary
- Calibration

Freescale offers training related to all of Freescale’s products and technologies.

We offer the following training options:

- Live Training
- Web-based Training
- Webinars
- Virtual Labs

For more information on the latest live and online training options, visit the Freescale Training Site at www.freescale.com/training.

Learn More: For current information about Freescale products and documentation, please visit www.freescale.com.