LPC55S1x/LPC551x

Errata sheet LPC55S1x/LPC551x

Rev. 1.9 — May 24, 2023

Document information

<table>
<thead>
<tr>
<th>Info</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keywords</td>
<td>LPC55S16JBD100, LPC55S16JEV98, LPC55S16JBD64,</td>
</tr>
<tr>
<td></td>
<td>LPC55S14JBD100, LPC55S14JBD64, LPC5516JBD100,</td>
</tr>
<tr>
<td></td>
<td>LPC5516JEV98, LPC5516JBD64, LPC5514JBD100, LPC5514JBD64,</td>
</tr>
<tr>
<td></td>
<td>LPC5512JBD100, LPC5512JBD64</td>
</tr>
<tr>
<td>Abstract</td>
<td>LPC55S1x/LPC551x errata</td>
</tr>
</tbody>
</table>
## Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.9</td>
<td>20230524</td>
<td>Added Section 3.12 &quot;PLL.1: PLL LOCK bit is not reliable&quot;</td>
</tr>
<tr>
<td>1.8</td>
<td>20221219</td>
<td>Added Section 3.11 &quot;PUF SRAM.1: PUF SRAM needs to be reset during the startup of application to prevent high deep-sleep current consumption.&quot;</td>
</tr>
<tr>
<td>1.7</td>
<td>20220513</td>
<td>Added ROM.2: Section 3.10 &quot;ROM.2: ROM API can’t be used correctly to update and read monotonic counter in CFPA.VENDOR_USAGE word&quot;.</td>
</tr>
<tr>
<td>1.6</td>
<td>20211028</td>
<td>Added CAN-FD.1 note in Section 3.9 &quot;CAN-FD.1: Bus transaction abort could occur when CAN-FD peripheral is using secure alias.&quot;</td>
</tr>
<tr>
<td>1.5</td>
<td>20210810</td>
<td>Added VBAT_DCDC.1: Section 3.8 &quot;VBAT_DCDC.1: The minimum rise time of the power supply must be 2.6 ms or slower for Tamb = -40 C, and 0.5 ms or slower for Tamb = 0 C to +105 C&quot;.</td>
</tr>
<tr>
<td>1.4</td>
<td>20210423</td>
<td>Added USB.5, Section 3.6 &quot;USB.5: In USB high-speed device mode, when device isochronous IN endpoint sends a packet of MaxPacketSize of 1024 bytes in response to IN token from host, the isochronous IN endpoint interrupt is not set and the endpoint command/status list entry for the isochronous IN endpoint is not updated&quot;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added USB.6, Section 3.7 &quot;USB.6: In USB high-speed host mode, only one transaction per micro-frame is allowed for isochronous IN endpoints&quot;.</td>
</tr>
<tr>
<td>1.3</td>
<td>20210225</td>
<td>Added USB.4, Section 3.5 &quot;USB.4: In USB high-speed device mode, device writes extra byte(s) to the buffer if the NBytes is not multiple of 8 for OUT transfer&quot;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Corrected Typo, Revision identifier as A for USB.3 in Table 1.</td>
</tr>
<tr>
<td>1.2</td>
<td>20201214</td>
<td>Includes Section 3.4 &quot;USB.3: For the USB high-speed device controller, the detection handshaking fails when certain full-speed hubs are connected&quot;.</td>
</tr>
<tr>
<td>1.1</td>
<td>20200827</td>
<td>Adds Section 5.1 &quot;CAN-FD peripheral cannot access secure alias address&quot;.</td>
</tr>
<tr>
<td>1.0</td>
<td>20191204</td>
<td>Initial version.</td>
</tr>
</tbody>
</table>

## Contact information

For more information, please visit: [http://www.nxp.com](http://www.nxp.com)

For sales office addresses, please send an email to: salesaddresses@nxp.com
1. Product identification

The LPC55S1x/LPC551x VFBGA98 package has the following top-side marking:

- First line: LPC55S1x/LPC551x
- Second line: JEV98
- Third line: xxxxxxxx
- Fourth line: zzyywwxR
  - yyww: Date code with yy = year and ww = week.
  - xR: Device revision A

The LPC55S1x/LPC551x HLQFP100 package has the following top-side marking:

- First line: LPC55S1x/LPC551x
- Second line: xxxxxxxx
- Third line: zzyywwxR
  - yyww: Date code with yy = year and ww = week.
  - xR: Device revision A

The LPC55S1x/LPC551x HTQFP64 package has the following top-side marking:

- First line: LPC55S1x/LPC551x
- Second line: JBD64
- Third line: xxxx
- Fourth line: xxxx
- Fifth line: zzyywwxR
  - yyww: Date code with yy = year and ww = week.
  - xR: Device revision A

2. Errata overview

<table>
<thead>
<tr>
<th>Functional problems</th>
<th>Short description</th>
<th>Revision identifier</th>
<th>Detailed description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROM.1</td>
<td>ROM fails to enter ISP mode when image is corrupted with flash pages in an erased or unprogrammed state.</td>
<td>A</td>
<td>Section 3.1</td>
</tr>
<tr>
<td>USB.1</td>
<td>USB HS host fails when connecting to an LS device (mouse).</td>
<td>A</td>
<td>Section 3.2</td>
</tr>
<tr>
<td>USB.2</td>
<td>Automatic USB rate adjustment not functional when using multiple hubs.</td>
<td>A</td>
<td>Section 3.3</td>
</tr>
<tr>
<td>USB.3</td>
<td>For the USB high-speed device controller, the detection handshaking fails when certain full-speed hubs are connected.</td>
<td>A</td>
<td>Section 3.4</td>
</tr>
<tr>
<td>USB.4</td>
<td>In USB high-speed device mode, device writes extra byte(s) to the buffer if the NBytes is not multiple of 8 for OUT transfer.</td>
<td>A</td>
<td>Section 3.5</td>
</tr>
</tbody>
</table>
### Table 1. Functional problems table (...continued)

<table>
<thead>
<tr>
<th>Functional problems</th>
<th>Short description</th>
<th>Revision identifier</th>
<th>Detailed description</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB.5</td>
<td>In USB high-speed device mode, when device isochronous IN endpoint sends a packet of MaxPacketSize of 1024 bytes in response to IN token from host, the isochronous IN endpoint interrupt is not set and the endpoint command/status list entry for the isochronous IN endpoint is not updated.</td>
<td>A</td>
<td>Section 3.6</td>
</tr>
<tr>
<td>USB.6</td>
<td>In USB high-speed host mode, only one transaction per micro-frame is allowed for isochronous IN endpoints.</td>
<td>A</td>
<td>Section 3.7</td>
</tr>
<tr>
<td>VBAT_DCDC.1</td>
<td>The minimum rise time of the power supply must be 2.6 ms or slower for Tamb = -40°C, and 0.5 ms or slower for Tamb = 0°C to +105°C.</td>
<td>A</td>
<td>Section 3.8</td>
</tr>
<tr>
<td>CAN-FD.1</td>
<td>Bus transaction abort could occur when CAN-FD peripheral is using secure alias.</td>
<td>A</td>
<td>Section 3.9</td>
</tr>
<tr>
<td>ROM.2</td>
<td>ROM API can’t be used correctly to update and read monotonic counter in CFPA.VENDOR_USAGE word.</td>
<td>A</td>
<td>Section 3.10</td>
</tr>
<tr>
<td>PUF SRAM.1</td>
<td>PUF SRAM needs to be reset during the startup of application to prevent high deep-sleep current consumption.</td>
<td>A</td>
<td>Section 3.11</td>
</tr>
<tr>
<td>PLL.1</td>
<td>PLL LOCK bit is not reliable</td>
<td>0A, 1B</td>
<td>Section 3.12</td>
</tr>
</tbody>
</table>

### Table 2. AC/DC deviations table

<table>
<thead>
<tr>
<th>AC/DC deviations</th>
<th>Short description</th>
<th>Product version(s)</th>
<th>Detailed description</th>
</tr>
</thead>
<tbody>
<tr>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

### Table 3. Errata notes

<table>
<thead>
<tr>
<th>Errata notes</th>
<th>Short description</th>
<th>Revision identifier</th>
<th>Detailed description</th>
</tr>
</thead>
<tbody>
<tr>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>
3. Functional problems detail

3.1 ROM.1: ROM fails to enter ISP mode when image is corrupted with flash pages in an erased or unprogrammed state

Introduction
On the LPC55S1x/LPC551x, if the image is corrupted with flash pages in an erased or unprogrammed state, the ROM may fail to automatically enter ISP mode.

Problem
When secure boot is enabled in CMPA, and the flash memory contains an erased or unprogrammed memory page inside the memory region specified by the image size field in the image header, the device does not automatically enter into ISP mode using the fallback mechanism, as in the case of a failed boot for an invalid image. This problem occurs when the application image is only partially written or erased but a valid image header is still present in memory.

Work-around
Perform a mass-erase to remove the incomplete and corrupted image using one of the following methods:

- Execute the erase command using Debug Mailbox. The device will enter directly into ISP mode after exiting the mailbox.
- Enter into ISP mode using the Debug Mailbox command and use the flash-erase command.
- Reset the device and enter into ISP mode using the ISP pin. Use the flash-erase command to erase the corrupted (incomplete) image.

3.2 USB.1: HS host fails when connecting with the LS device (mouse)

Introduction
The USB1 high-speed controller is available on select LPC55S1x/LPC551x devices and provides a plug-and-play connection of peripheral devices to a host with three different data speeds:

- high-speed with a data rate of 480Mbps.
- full-speed with a data rate of 12 Mbps.
- low-speed with a data rate of 1.5 Mbps.

Many portable devices can benefit from the ability to communicate with each other over the USB interface without intervention of a host PC.

Problem
USB HS host fails when connecting with an LS device (mouse).
Work-around
To support Full-Speed and Low-Speed applications, it is recommended to use the USB0 Full-Speed port and the USB1 High-speed port for Device or Host. In addition, should an application require support of Low-Speed USB devices with a USB High-Speed Host, this can be accomplished by inserting a USB Hub between the USB1 High-speed port and external USB devices.

3.3 USB. 2: Automatic USB rate adjustment is not functional when using multiple hubs

Introduction:
Full-speed and low-speed signaling uses bit stuffing throughout the packet without exception. If the receiver sees seven consecutive ones anywhere in the packet, then a bit stuffing error has occurred, and the packet should be ignored.

The time interval just before an End of Packet (EOP) is a special case. The last data bit before the EOP can become stretched by hub switching skews. This is known as dribble and can lead to a situation where dribble introduces a sixth bit that does not require a bit stuff. Therefore, the receiver must accept a packet where there are up to six full bit times at the port with no transitions prior to the EOP.

Problem:
The LPC55S1x/LPC551x devices use the start of an EOP for frequency measurements. This is not functional when going through multiple hubs that introduce a dribble bit because of hub switching skews. For this reason, the start of the EOP cannot be used for frequency measurements for automatic USB rate adjustment (by setting USBCLKADJ in the FRO192M_CTRL register). The problem does not occur when a single hub is used.

Work-around:
Use the FRO calibration library provided in technical note TNxxxxx. This library allows the application to have a crystal-less USB device operation in full-speed mode.

3.4 USB.3: For the USB high-speed device controller, the detection handshaking fails when certain full-speed hubs are connected

Introduction
See the USB2.0 specification for details regarding the USB High-speed Detection Handshake protocol.

Problem
As a high-speed device, when certain full-speed hubs are connected, the USB device does not detect the HOST KJ sequence correctly and, as a result, does not recognize the speed of the connected host. In this case, the USB device can act erratically due to the wrong speed detection.

Work-around
There are two workarounds:
1. The software work-around below can be implemented in usb_dev_hid_mouse where API is called "USB_DeviceHsPhyChirpIssueWorkaround()". In event handler in USB_DeviceCallback(),
   - On "kUSB_DeviceEventBusReset" event, USB_DeviceHsPhyChirpIssueWorkaround() should be called to identify the speed of the host connected to. If full-speed host is connected or "isConnectedToFsHostFlag" is set, FORCE_FS (bit 21) of DEVCMDSTAT register should be set to force the device operating in full-speed mode.
   - On "kUSB_DeviceEventDetach" event, FORCE_FS (bit 21) of DEVCMDSTAT register should be cleared.

2. The software workaround below is available in tech note (TN00071) In event handler in USB_DeviceCallback(),
   - On "kUSB_DeviceEventAttach" event, set PHY_RX register trip-level voltage to the highest. USBPHY->RX &= ~(USBPHY_RX_ENVADJ_MASK); USBPHY->RX |= 2;.
   - On "kUSB_DeviceEventBusReset" event, check the DEVCMDSTAT[SPEED] to determine the connected bus speed. (SPEED are bits 22 and 23). If DEVCMDSTAT[SPEED]=FS, FORCE_FS (bit 21) of DEVCMDSTAT should be set to force the device operating in full-speed mode.
   - On "kUSB_DeviceEventGetDeviceDescriptor" event, or first SETUP packet has arrived, Set the USBPHY_RX[ENVADJ] field back to default 0. Otherwise, USBPHY_RX[ENVADJ] field will remains as 2 unless a disconnect event occurs.
   - On "kUSB_DeviceEventDetach" event, Clear FORCE_FS (bit 21) of DEVCMDSTAT register to zero. Reset USBPHY_RX[ENVADJ] field back to default 0.

3.5 USB.4: In USB high-speed device mode, device writes extra byte(s) to the buffer if the NBytes is not multiple of 8 for OUT transfer

Introduction

The LPC55S1x/LPC551x device family include a USB high-speed interface (USB1) that can operate in device mode at high-speed. The NBytes value represents the number of bytes that can be received in the buffer.

Problem

The LPC55S1x/LPC551x USB device controller writes extra bytes to the receive data buffer if the size of the transfer is not a multiple of 8 bytes since the USB device controller always writes 8 bytes. For example, if the transfer length is 1 bytes, 7 extra bytes will be written to the receive data buffer. If the transfer length is 7 bytes, 1 extra bytes will be written to the receive data buffer.

Work-around

Reserve an additional, intermediary buffer along with the buffer used by the application for USB data. After the USB data transfer into the intermediary buffer has been completed, use memcpy to move the data from the intermediary buffer into the application buffer, skipping the extraneous extra byte. This software work-around is implemented on the
SDK software platform.

3.6 USB.5: In USB high-speed device mode, when device isochronous IN endpoint sends a packet of MaxPacketSize of 1024 bytes in response to IN token from host, the isochronous IN endpoint interrupt is not set and the endpoint command/status list entry for the isochronous IN endpoint is not updated

Introduction
The LPC55S1x/LPC551x device family include a USB high-speed interface (USB1) that can operate in device mode at high-speed. The isochronous IN endpoint supports a MaxPacketSize of 1024 bytes.

Problem
When device isochronous IN endpoint sends a packet of MaxPacketSize of 1024 bytes in response to IN token from host, the isochronous IN endpoint interrupt is not set and the endpoint command/status list entry for the isochronous IN endpoint is not updated.

Work-around
Restrict the isochronous IN endpoint MaxPacketSize to 1023 bytes in device descriptor.

3.7 USB.6: In USB high-speed host mode, only one transaction per micro-frame is allowed for isochronous IN endpoints

Introduction
The LPC55S1x/LPC551x device family include a USB high-speed interface which can operate in host mode. Up to three high-speed transactions are allowed in a single micro-frame to support high-bandwidth endpoints. This mode is enabled by setting the Mult (Multiple) field in the Proprietary Transfer Descriptor (PTD) and is used to indicate to the host controller the number of transactions that should be executed per micro-frame. The allowed bit settings are:

00b Reserved. A zero in this field yields undefined results.
01b One transaction to be issued for this endpoint per micro-frame.
10b Two transactions to be issued for this endpoint per micro-frame.
11b Three transactions to be issued for this endpoint per micro-frame.

Problem
For High-bandwidth mode, using multiple packets (MULT = 10b or 11b) in a frame causes unreliable operation. Only one transaction (MULT = 01b) can be issued per micro-frame.

Work-around
There is no software workaround. Only one transaction can be issued per micro-frame.
3.8 **VBAT_DCDC.1**: The minimum rise time of the power supply must be 2.6 ms or slower for $T_{amb} = -40 \, ^\circ C$, and 0.5 ms or slower for $T_{amb} = 0 \, ^\circ C$ to $+105 \, ^\circ C$

**Introduction**

The datasheet specifies no power-up requirements for the power supply on the VBAT_DCDC pin.

**Problem**

The device might not always start-up if the minimum rise time of the power supply ramp is 2.6 ms or faster for $T_{amb} = -40 \, ^\circ C$, and 0.5 ms or faster for $T_{amb} = 0 \, ^\circ C$ to $+105 \, ^\circ C$.

**Work-around**

None.

3.9 **CAN-FD.1**: Bus transaction abort could occur when CAN-FD peripheral is using secure alias.

**Introduction**

Unlike CM33, for other AHB masters (CAN-FD, USB-FS, DMA), the security level of transaction is fixed based on the level assigned for the master in SEC_AHB->MASTER_SEC_LEVEL register. So, if application needs to restrict the CAN-FD to secure, following steps are required:

- Set the security level of CAN-FD to secure-user (0x2) or secure privilege (0x3) in SEC_AHB->MASTER_SEC_LEVEL register.
- Assign secure-user or secure-privilege level for CAN-FD register space in SEC_AHB->SEC_CTRL_AHB_PORT8_SLAVE1 Register.
- Assign secure-user or secure-privilege level for message RAM.

Example: If 16KB of SRAM 2 (0x2000_C000) bank is used for CAN message RAM. Then set rules in SEC_AHB->SEC_CTRL_RAM2_MEM_RULE0 register to secure-user (0x2) or secure privilege (0x3).

**Problem**

The shared memory used by CAN-FD controller and CPU should be accessible using secure alias with address bit 28 set (example 0x3000_C000). However, when CAN-FD makes a bus transaction using secure alias (address bit 28 set), the transaction is aborted.

**Work-around**

- When CPU is accessing the CAN-FD register or message RAM it should always use secure alias i.e., 0x3000_C000 for message RAM manipulation.
- For any structure the CAN-FD peripheral uses to fetch or write, memory should be set to use 0x2000_C000 in order for bus transaction to work. CAN-FD software driver should set “Message RAM base address register (MRBA, offset 0x200)” with physical address of RAM instead of secure alias.
3.10 **ROM.2: ROM API can’t be used correctly to update and read monotonic counter in CFPA.VENDOR_USAGE word**

**Introduction**

Customer Field Programmable Area (CFPA) of Protected Flash Region (PFR) contains VENDOR_USAGE word. The lower 16-bits of the VENDOR_USAGE word implement a monotonic counter which should contain current value or higher value when new version of CFPA page is written. Upper 16-bits of the VENDOR_USAGE word should contain inverse value of aforesaid monotonic counter.

**Problem**

In the ROM, 16-bit monotonic counter is implemented by upper 16-bits of the VENDOR_USAGE word while lower 16-bits contain inverse value of monotonic counter i.e Monotonic Counter and its inverse value are swapped erroneously in the ROM. Due this error, ROM APIs do not access VENDOR_USAGE monotonic counter correctly.

**Work-around**

User should increment and store Monotonic Counter value in upper 16-bits of VENDOR_USAGE word while inverse value of the monotonic counter should be stored in the lower 16-bits of the VENDOR_USAGE word.

3.11 **PUF SRAM.1: PUF SRAM needs to be reset during the startup of application to prevent high deep-sleep current consumption.**

**Introduction**

The LPC55S1x family offers SRAM PUF feature where the PUF provides a unique key per device. By default, the SRAM PUF block is disabled on the LPC551x devices.

**Problem**

The SRAM PUF block is enabled on the LPC551x devices resulting in higher deep-sleep current. The PUF SRAM block needs to be enabled and reset in order to achieve the deep-sleep current specification.

**Work-around**

On the LPC551x devices, following software workaround must be applied in the SystemInit function (SDK source file - "system_LPC55xx.c") to prevent high deep-sleep mode current consumption:

- Enable the PUF Clock to access necessary registers.
- Reset the PUF.
- Enabled the PUF SRAM.
- Disable the PUF clock.

```c
/* Following code is to reset PUF to remove over consumption */
/* Enable PUF register clock to access register */
/* Release PUF reset */
```
/* Enable PUF SRAM */
#define PUF_SRAM_CTRL_CFG (*((volatile uint32_t*)(0x4003B000u + 0x300u)))
#define PUF_SRAM_CTRL_INT_STATUS (*((volatile uint32_t*)(0x4003B000u + 0x3E0u)))

PUF_SRAM_CTRL_CFG |= 0x01 | 0x04;

/* Disable PUF register clock. */

// Delaying the line of code below until the PUF State Machine execution is completed:
// Shutting down the clock to early will prevent the state machine from reaching the end.
// => Wait for status bit in PUF Controller Registers before stop PUF clock.
while(!(PUF_SRAM_CTRL_INT_STATUS & 0x1));


Remark: The SRAM PUF block should not be used on the LPC551x devices and is not guaranteed to function. This feature is only available on the LPC55S1x devices.

3.12 PLL.1: PLL LOCK bit is not reliable

Introduction
On the LPC55S1x/LPC551x devices, PLLxSTAT register of PLLs contains a LOCK detector status bit (bit 0 of PLLxSTAT register).

When the LOCK detector status bit is set to 1, the PLL is considered to be locked and stable.

The PLL LOCK signal is specified to work for Fref range from 100 kHz to 20 MHz. When the Fref is below 100 kHz or above 20 MHz, software should use a 6 ms time interval to insure the PLL will be stable.

Problem
On the LPC55S1x/LPC551x, the PLL status LOCK bit is not always reliable in the ranges specified and as a result, the PLL doesn’t initialize correctly.

Work-around
For Fref ≥ 20 MHz:
Software must wait at least (500us + 400/Fref) (Fref in Hz result in s) to ensure the PLL is stable.
For Fref < 20 MHz:
• If the PLL lock detector status bit is 1 before the wait time duration ((500us + 400/Fref)) is completed, the PLL is stable.
• If the PLL lock detector status bit is 0 but the wait time duration ((500us + 400/Fref)) is completed, the PLL is stable.

Software workaround is implemented in SDK 2.14 clock driver version 2.3.7.

Remark: This errata does not apply for spread spectrum mode.
4. **AC/DC deviations detail**

   No known errata.

5. **Errata notes detail**

   No known errata.
### Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Product identification</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>Errata overview</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>Functional problems detail</td>
<td>5</td>
</tr>
<tr>
<td>3.1</td>
<td>ROM.1: ROM fails to enter ISP mode when image is corrupted with flash pages in an erased or unprogrammed state</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>Introduction</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>Problem</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>Work-around</td>
<td>5</td>
</tr>
<tr>
<td>3.2</td>
<td>USB.1: HS host fails when connecting with the LS device (mouse)</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>Introduction</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>Problem</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>Work-around</td>
<td>5</td>
</tr>
<tr>
<td>3.3</td>
<td>USB.2: Automatic USB rate adjustment is not functional when using multiple hubs</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Introduction</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Problem</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Work-around</td>
<td>6</td>
</tr>
<tr>
<td>3.4</td>
<td>USB.3: For the USB high-speed device controller, the detection handshaking fails when certain full-speed hubs are connected</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Introduction</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Problem</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Work-around</td>
<td>6</td>
</tr>
<tr>
<td>3.5</td>
<td>USB.4: In USB high-speed device mode, device writes extra byte(s) to the buffer if the NBytes is not multiple of 8 for OUT transfer</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>Introduction</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>Problem</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>Work-around</td>
<td>7</td>
</tr>
<tr>
<td>3.6</td>
<td>USB.5: In USB high-speed device mode, when device isochronous IN endpoint sends a packet of MaxPacketSize of 1024 bytes in response to IN token from host, the isochronous IN endpoint interrupt is not set and the endpoint command/status list entry for the isochronous IN endpoint is not updated</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>Introduction</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>Problem</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>Work-around</td>
<td>8</td>
</tr>
<tr>
<td>3.7</td>
<td>USB.6: In USB high-speed host mode, only one transaction per micro-frame is allowed for isochronous IN endpoints</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>Introduction</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>Problem</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>Work-around</td>
<td>8</td>
</tr>
<tr>
<td>4</td>
<td>AC/DC deviations detail</td>
<td>12</td>
</tr>
<tr>
<td>5</td>
<td>Errata notes detail</td>
<td>12</td>
</tr>
<tr>
<td>6</td>
<td>Contents</td>
<td>13</td>
</tr>
</tbody>
</table>

---

VBAT_DCDC.1: The minimum rise time of the power supply must be 2.6 ms or slower for Tamb = -40 C, and 0.5 ms or slower for Tamb = 0 C to +105 C.

CAN-FD.1: Bus transaction abort could occur when CAN-FD peripheral is using secure alias.

ROM.2: ROM API can’t be used correctly to update and read monotonic counter in CFPA.VENDOR USAGE word.

PUF SRAM.1: PUF SRAM needs to be reset during the startup of application to prevent high deep-sleep current consumption.

PLL.1: PLL LOCK bit is not reliable.

---

continued >>
Limited warranty and liability — Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications.

NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

© NXP B.V. 2018-2023. All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 24/05/2023
Document identifier: LPC55S1x/LPC55S1x