

MPC8569E Instruction RAM Microcode Package Release 8569Rev2_IRAM_1.6.0

General

This release note documents differences between the *QUICC Engine Block Reference Manual with Protocol Interworking*, QEIWRM Rev. 4.0, and the features implemented for this device in the provided microcode Instruction RAM (IRAM) packages. The release note documents any exceptions to the features specified in this release of the specification. The notes also describe any additions to the specification and any missing functionality in comparison to the specification.

The user should closely follow the instructions specified in the QE_Ucode_Loader file provided in the package in relation to the header files containing the code. These instructions assure proper operation and activation of the right features in the code.

Refer to the *QUICC Engine Microcode Errata* document for a description of all known issues with this and other microcode packages.

Availability

The package is currently available for the following devices.

Table 1. Package Availability by Device

Device	Loader file name (.h)
MPC8569_rev 2.0	iram_mpc8569_r2.0.h

Package content

Figure 1. Features Supported in the Package

Release Name	8569Rev2_IRAM_1.5.0
Release Date	Sept 13, 2010
Ethernet Termination	
Ethernet Hierarchical Scheduler	
ATM Termination	
ML/MC PPP Termination	
PPPMux	
ESS7 Termination	
POS Termination	
IMA	
A2E IW	
P2E IW	
E2E IW	
P2P IW	
HC/Hdec IW	
HC/Hdec IW IP only	
IP Reassembly FULL	
IP Fragmentation	
Virtual Port IW	
Longest Prefix Match	
IP Security	
Burst Tolerance	
Virtual Port Thread Pool	
Destination Port Queue Select	
IW to 2 MCCs	
PQRL	
PPP Enhanced Statistics	
IEEE1588 Tx Acceleration	
IEEE1588 IW	
AAL0 AVCF	

The tables below designate the content of this package. The baseline is the *QUICC Engine Block Reference Manual with Protocol Interworking*, QEIWRM Rev. 4.0. The tables below show additional features and features which are not supported. For the specification of additional features, which are not described in the *QUICC Engine Block Reference Manual with Protocol Interworking*, QEIWRM Rev. 4.0, please contact Freescale support. Contact information may be found at www.freescale.com.

NOTE

In order to have a correct behavior of the package the CAS bit in the SDMR register should be set as mentioned in 3.1.8.2 Serial DMA Mode Register (SDMR).

Table 2. New Features (that are not described in QEIWRM Rev. 4.0)

Feature	Comments
None	

Table 3. Removed Features (described in QEIWRM Rev. 4.0 but not supported)

Feature	Comments	QEIWRM Rev. 4.0
IP Reassembly 2 Fragments	This feature is not supported and will be replaced in future releases with IP Reassembly FULL.	
Hash LookUp Set Description	The hash lookup set description is changed (see in Table 3).	
ATM MSP	ATM MSP	

Revision History

Table 4. Revision History for Release 8569Rev2_IRAM_1.6.0

Release Date: Nov 11, 2010 Revision Register Number: 0xD2010600	
New Features	AES-XCBC-MAC-96 authentication + AES/3DES encryption
Removed Features	N/A
Bug Fixes	The SAPT DMA SM is not performed properly by the IPSec Host Command. (Errata ID IPsec2)
	Wrong Rx RMON counters due to Busy in Burst Tolerance mode. (Errata ID ETHBT2)
	Possible memory corruption when using external CSQD and CSQD[FIE] is set. (Errata ID VP4)

Table 5. Revision History for Release 8569Rev2_IRAM_1.5.0

Release Date: Sept 15, 2010 Revision Register Number: 0xD2010500	
New Features	IEEE1588 Tx Acceleration
	IEEE1588 Interworking Acceleration
	PPP2PPP Interworking
	AALO AVCON for ATM-to-ATM data forwarding mode
Removed Features	N/A
Bug Fixes	En-queue synchronization problem in case of Header Decompress mode. (Errata ID PPPIW2)
	Virtual Port distributor assigns two threads to handle the same frame. (Errata ID VP3)
	After enqueue busy, RxBD data pointer is not returned to its original value. (Errata ID IWF7)

Table 6. Revision History for Release 8569Rev2_IRAM_1.4.0

Release Date: August 20, 2010 Revision Register Number: 0xD2010400	
New Features	Ethernet Transmitter RMON per Q statistics
Removed Features	N/A
Bug Fixes	N/A

Table 7. Revision History for Release 8569Rev2_IRAM_1.3.0

Release Date: June 30, 2010 Revision Register Number: 0xD2010300	
New Features	IWAD After Last PCD in IP Reassembly Full Flow.

Release Date: June 30, 2010 Revision Register Number: 0xD2010300	
Removed Features	N/A
Bug Fixes	N/A

Table 8. Revision History for Release 8569Rev2_IRAM_1.2.0

Release Date: Apr 8, 2010 Revision Register Number: 0xD2010200	
New Features	PPP Class Extended Statistics.
Removed Features	N/A
Bug Fixes	ExtractSPI in GenerateLookupKey_Eth cause chained PCD not to work correctly. (Errata ID IWF8)
	PWFQ does not work with low priority. (Errata ID PPP2)

Table 9. Revision History for Release 8569Rev2_IRAM_1.1.2

Release Date: Mar. 24, 2010 Revision Register Number: 0xD2010102	
New Features	N/A
Removed Features	N/A
Bug Fixes	<p>After enqueue busy, RxBD data pointer is not returned to its original value. The issue appears only in the BT and IPSec use-case In high traffic when the Encrypted frames exceed the wire bandwidth (1G).</p> <p>In case of enqueue busy after the IPSec encryption flow (+ HM), the RxBD data pointer is not returned to its original value. In this case [BT + IPSec(HM) + enqueue busy] there is no code that cares for the shifted RxBD data pointer. In the Eth2VP use case, this job is done by the Rx2Rx routine. The problem is solved by adding this feature to the "drop frames" routine. (Errata ID IWF7)</p>

Table 10. Revision History for Release 8569Rev2_IRAM_1.1.1

Release Date: Jan. 31, 2010 Revision Register Number: 0xD2010000	
New Features	IP Reassembly FULL reassemble IP fragments into IP Packets. The fragments may be received in order or out of order.
	32 IMA Links Support. This features enable to allocate 32 IMA links per IMA root.
Removed Features	N/A
Bug Fixes	N/A

Table 11. Revision History for Release 8569Rev2_IRAM_1.1.0

Release Date: Jan. 31, 2010 Revision Register Number: 0xD2010000	
New Features	IP Reassembly FULL reassemble IP fragments into IP Packets. The fragments may be received in order or out of order.
	32 IMA Links Support. This features enable to allocate 32 IMA links per IMA root.
Removed Features	N/A
Bug Fixes	N/A
Known Issues	IP Reassembly FULL does not work under heavy load when number of fragments is above 6 fragments per frame.



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QUICC Engine is trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc., 2009-2010.

MPC8569EIRAMPKGRN_1_6_0
Nov 12, 2010
Rev. 8

