





PIN 1 INDEX AREA



<p>© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED</p>	<p>MECHANICAL OUTLINE</p>	<p>PRINT VERSION NOT TO SCALE</p>
<p>TITLE: DFN, THERMALLY ENHANCED, 3 X 3 X 0.9, 0.65 PITCH, 8 TERMINAL</p>	<p>DOCUMENT NO: 98ASA00448D</p>	<p>REV: A</p>
	<p>STANDARD: NON-JEDEC</p>	<p>08 JAN 2016</p>
	<p>SOT1600-1</p>	



NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. THIS IS A NON-JEDEC REGISTERED PACKAGE.
4.  COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.
5. MIN. METAL GAP SHOULD BE 0.2 MM.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: DFN, THERMALLY ENHANCED, 3 X 3 X 0.9, 0.65 PITCH, 8 TERMINAL		DOCUMENT NO: 98ASA00448D	REV: A
		STANDARD: NON-JEDEC	
		SOT1600-1	08 JAN 2016