

OL-PN550

wafer level chip-scale package; 49 bumps; 3.29 x 3.29 x 0.54 mm (backside coating included)

8 February 2016

Package information

1. Package summary

Terminal position code	B (bottom)
Package type descriptive code	WLCSP
Package type industry code	WLCSP49
Package style descriptive code	UC (uncased chip)
Package style suffix code	NA (not applicable)
Package body material type	P (plastic)
Mounting method type	S (surface mount)
Issue date	6-8-2015

Table 1. Package summary

Symbol	Parameter	Min	Typ	Nom	Max	Unit
D	package length	3.258	-	3.288	3.318	mm
E	package width	3.258	-	3.288	3.318	mm
A	seated height	0.5	-	0.54	0.58	mm
A ₂	package height	0.31	-	0.34	0.37	mm
e	nominal pitch	-	-	0.4	-	mm
n ₂	actual quantity of termination	-	-	49	-	



wafer level chip-scale package; 49 bumps; 3.29 x 3.29 x 0.54 mm (backside coating included)

2. Package outline

WLCSP49: wafer level chip-scale package; 49 bumps; 3.29 x 3.29 x 0.54 mm (backside coating included) PN550





Fig. 1. Package outline WLCSP49 (OL-PN550)




wafer level chip-scale package; 49 bumps; 3.29 x 3.29 x 0.54 mm (backside coating included)

3. Soldering

Footprint information for reflow soldering of WLCSP49 package

PN550



-  solder land (SL)
-  solder paste deposit (SP)
-  solder land plus solder paste
- solder resist opening (SR)
- - - - occupied area

Dimensions in mm

P	SL	SP	SR	Hx	Hy
0.40	0.20	0.25	0.30	3.50	3.50

Issue date ~~15-07-29~~
15-08-12

wlcs49_pn550_fr




Fig. 2. Reflow soldering footprint for WLCSP49 (OL-PN550)

wafer level chip-scale package; 49 bumps; 3.29 x
3.29 x 0.54 mm (backside coating included)

4. Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

wafer level chip-scale package; 49 bumps; 3.29 x 3.29 x 0.54 mm (backside coating included)

5. Contents

1. Package summary.....	1
2. Package outline.....	2
3. Soldering.....	3
4. Legal information.....	4

© NXP Semiconductors N.V. 2016. All rights reserved

For more information, please visit: <http://www.nxp.com>
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 8 February 2016
