



SOT1033-2

HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body

2 July 2021

Package information

1 Package summary

Terminal position code	B (bottom)
Package type descriptive code	HWFLGA56
Package style descriptive code	LGA (land grid array package)
Mounting method type	S (surface mount)
Issue date	25-05-2018
Manufacturer package code	98ASA01239D

Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	10.9	11	11.1	mm
package width	4.9	5	5.1	mm
package height	-	0.71	0.77	mm
nominal pitch	-	0.5	-	mm
actual quantity of termination	-	56	-	



HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body

2 Package outline




Figure 1. Package outline HWFLGA56 (SOT1033-2)

HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body






Figure 2. Package outline detail of HWFLGA56 (SOT1033-2)

HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3.  PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
- 4.  COPLANARITY APPLIES TO LEADS AND EXPOSED PAD.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 28 JUN 2018

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01239D	REVISION: A	PAGE:
--	------------------------	--------------------------------	----------------	-------


Figure 3. Package outline note HWFLGA56 (SOT1033-2)

HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body

3 Soldering



HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 28 JUN 2018

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01239D	REVISION: A	PAGE:
--	------------------------	--------------------------------	----------------	-------

Figure 5. Reflow soldering footprint part2 for HWFLGA56 (SOT1033-2)

HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body




Figure 6. Reflow soldering footprint part3 for HWFLGA56 (SOT1033-2)

HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

HWFLGA56, thermal enhanced very very thin fine-pitch land grid array package, 56 terminals, 0.5 mm pitch, 5 mm x 11 mm x 0.71 mm body

Contents

1 Package summary1
2 Package outline2
3 Soldering5
4 Legal information8