

SOT1450-2

WLCSP100, wafer level chip-scale package; 100 bumps; 5.07 mm x 5.07 mm x 0.53 mm body

23 April 2018

Package information

1. Package summary

Terminal position code	B (bottom)
Package type descriptive code	WLCSP100
Package type industry code	WLCSP100
Package style descriptive code	WLCSP (wafer level chip-size package)
Mounting method type	S (surface mount)
Issue date	6-3-2018
Manufacturer package code	SOT1450-2

Table 1. Package summary

Symbol	Parameter	Min	Typ	Nom	Max	Unit
D	package length	5.04	-	5.07	5.1	mm
E	package width	5.04	-	5.07	5.1	mm
A	seated height	0.49	-	0.53	0.57	mm
A ₂	package height	0.275	-	0.3	0.325	mm
e	nominal pitch	-	-	0.5	-	mm
n ₂	actual quantity of termination	-	-	100	-	A/A



2. Package outline





Fig. 1. Package outline WLCSP100 (SOT1450-2)

3. Soldering



PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.


© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 06 MAR 2018

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: SOT1450-2	REVISION: 0	
--	------------------------	------------------------------	----------------	--

Fig. 2. Reflow soldering footprint for WLCSP100 (SOT1450-2)

WLCSP100, wafer level chip-scale package; 100 bumps; 5.07 mm x 5.07 mm x 0.53 mm body



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.


© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 06 MAR 2018

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: SOT1450-2	REVISION: 0	
--	------------------------	------------------------------	----------------	--

Fig. 3. Reflow soldering footprint part2 for WLCSP100 (SOT1450-2)

WLCSP100, wafer level chip-scale package; 100 bumps; 5.07 mm x 5.07 mm x 0.53 mm body



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 06 MAR 2018

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: SOT1450-2	REVISION: 0	
--	------------------------	------------------------------	----------------	--

Fig. 4. Reflow soldering footprint part3 for WLCSP100 (SOT1450-2)

4. Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

5. Contents

1. Package summary.....	1
2. Package outline.....	2
3. Soldering.....	3
4. Legal information.....	6

© NXP B.V. 2018. All rights reserved

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 23 April 2018
