

SOT2126-1

WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm body

May 2022

Package information

1 Package summary

Terminal position code B (bottom)

Package type descriptive code WLCSP140

Package style descriptive code WLCSP (wafer level chip-size package)

Package body material type P (plastic)

Mounting method type S (surface mount)

Issue date13-01-2022Manufacturer package code98ASA01734D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	-	4.96	-	mm
package width	-	4.385	-	mm
seated height	-	0.455	0.485	mm
nominal pitch	-	0.3	-	mm
actual quantity of termination	-	140	-	




WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm body


2 Package outline



WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm




WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm




WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm body

3 Soldering




WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm body



SOT2126-1

WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm body



SOT2126-1

WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm body

WLCSP-140 I/O 4.96 \times 4.385 \times 0.455 PKG, (BACKSIDE COATING INCLUDED) SOT2126-1 (Y13) W19 (W1) (W3) (W5) (W6) (U9) (U7)(129 (U1) (U6) (T5) (T6) (17) (T8) (T11) (29) (R3) R18 (R1) (R5) (R6) (R7) (R8) (R11) (R14) (P17) (29) (N1) (N5) (N6) (N7)(N8) (M19) (M1) (M2)(M8) (M7)(20) (K1) (K2) (K4) (K7) (K8) (K10) (K12) (K5)(K6) (118) (J1)(J5)(J6) (J7)(J8) (J10) (J12) (J14) (J16) H12 (H1) (H2) (H16) (H18) (129) (G19) (G10) (G2) (G4) (G6) (G7) (G8) (G12) (F16) (F18) (F1) (F4) (F5) (F6) (F8) (F10) (F12) (E6) (E7) (E8) (E10) (£12) €20 (D2) (D4) (BB) (219) (012) (C1) (18)(B8) (B10) (629) (A2) (418)(A8) (414)PIN NUMBERS (VIEWED FROM BOTTOM, SAME AS DETAIL E) © NXP B.V. ALL RIGHTS RESERVED DATE: 13 JAN 2022 STANDARD: DRAWING NUMBER: REVISION: MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE NON JEDEC 98ASA01734D 0 Figure 7. Reflow soldering footprint part4 for WLCSP140 (SOT2126-1)

WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm body

WLCSP-140 I/O 4.96 X 4.385 X 0.455 PKG, (BACKSIDE COATING INCLUDED)

SOT2126-1

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\frac{\sqrt{3.}}{4.}$ pin a1 feature shape, size and location may vary. 4. Maximum solder ball diameter measured parallel to datum c.

 $\sqrt{5}$ \ DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 13 JAN 2022

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01734D	0	

Figure 8. Package outline note WLCSP140 (SOT2126-1)

WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP140, wafer level chip-size package; 140 terminals; 0.3 mm pitch; 4.385 mm x 4.96 mm x 0.455 mm body

Contents

1	Package summary	1
2	Package outline	2
3	Soldering	5
4	Legal information	

Date of release: 5 May 2022