SOT618-18(DD)

HVQFN40, thermal enhanced very thin quad flat package; no leads; dimple wettable flank; 40 terminals; 0.5 mm pitch, 6 mm x 6 mm x 0.85 mm body

25 July 2023

Package information



1 Package summary

Terminal position code Q (quad)
Package type descriptive code HVQFN40

Package style descriptive code HVQFN (thermal enhanced very thin quad flatpack; no

leads)

Package body material type P (plastic)

Mounting method type S (surface mount)


Issue date05-10-2022Manufacturer package code98ASA01881D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	-	6	-	mm
package width	-	6	-	mm
seated height	0.8	0.85	1	mm
nominal pitch	-	0.5	-	mm
actual quantity of termination	-	40	-	





2 Package outline





3 Soldering








Figure 5. Reflow soldering footprint part3 for HVQFN40 (SOT618-18(DD))

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE

SOT618-18(DD)

98ASA01881D

0

NON JEDEC

 $\mbox{H-PQFN-40 I/O}$ 0.125 DIMPLE WETTABLE FLANK 6 X 6 X 0.85 PKG, 0.5 PITCH SOT618-18(DD) NOTES: 1. ALL DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. /3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY. /4.\COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG. 5. MIN. METAL GAP FOR LEAD TO EXPOSED PAD SHALL BE 0.2 MM. 6. ANCHORING PADS. © NXP B.V. ALL RIGHTS RESERVED DATE: 05 OCT 2022 STANDARD: DRAWING NUMBER: REVISION: MECHANICAL OUTLINE

SOT618-18(DD)

All information provided in this document is subject to legal disclaimers.

NON JEDEC

© 2023 NXP B.V. All rights reserved.

0

98ASA01881D

Figure 6. Package outline note HVQFN40 (SOT618-18(DD))

PRINT VERSION NOT TO SCALE

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

NXP Semiconductors

SOT618-18(DD)

HVQFN40, thermal enhanced very thin quad flat package; no leads; dimple wettable flank; 40 terminals; 0.5 mm pitch, 6 mm x 6 mm x 0.85 mm body

Contents

1	Package summary	1
2	Package outline	
3	Soldering	4
4		