

# SOT758-5

plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; 0.5 mm pitch, 3 mm x 3 mm x 0.9 mm

22 October 2018

Package information

## 1 Package summary

<b>Terminal position code</b>	Q (quad)
<b>Package type descriptive code</b>	HVQFN16
<b>Package type industry code</b>	HVQFN16
<b>Package style descriptive code</b>	HVQFN (thermal enhanced very thin quad flatpack; no leads)
<b>Package body material type</b>	P (plastic)
<b>Mounting method type</b>	S (surface mount)
<b>Issue date</b>	13-08-2018
<b>Manufacturer package code</b>	98ASA00700

Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	2.9	3	3.1	mm
package width	2.9	3	3.1	mm
package height	-	0.9	-	mm
nominal pitch	-	0.5	-	mm
actual quantity of termination	-	16	-	



plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; 0.5 mm pitch, 3 mm x 3 mm x 0.9 mm

2 Package outline




Figure 1. Package outline HVQFN16 (SOT758-5)

plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; 0.5 mm pitch, 3 mm x 3 mm x 0.9 mm





Figure 2. Package outline detail HVQFN16 (SOT758-5)

plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; 0.5 mm pitch, 3 mm x 3 mm x 0.9 mm

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. THIS IS A NON-JEDEC REGISTERED PACKAGE.
4.  COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.
5. MIN. METAL GAP SHOULD BE 0.2 MM.

© NXP SEMICONDUCTORS B.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: QFN, THERMALLY ENHANCED, 3 X 3 X 0.9, 0.5 PITCH, 16 TERMINAL		DOCUMENT NO: 98ASA00700D	REV: A
		STANDARD: NON-JEDEC	
		SOT758-5	13 AUG 2018

Figure 3. Package outline note HVQFN16 (SOT758-5)

---

plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; 0.5 mm pitch, 3 mm x 3 mm x 0.9 mm

### 3 Legal information

---

#### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; 0.5 mm pitch, 3 mm x 3 mm x 0.9 mm

Contents

1 Package summary .....1  
2 Package outline .....2  
3 Legal information .....5