
Preview of i.MX 8M Plus Applications Processor Reference Manual

[Get entire reference manual \(7406 pages, PDF\)](#)

Document Number: IMX8MPRM
Rev. 1, 06/2021



PREVIEW

Contents

Section number	Title	Page
Chapter 1		
Introduction		
1.1	Product Overview	9
1.2	Target Applications.....	9
1.3	Acronyms and Abbreviations.....	9
1.4	Architectural Overview.....	12
Chapter 2		
Memory Map		
2.1	Memory system overview.....	23
2.2	Cortex-A53 Memory Map	24
2.3	Cortex-M7 Memory Map.....	26
2.4	DMA memory maps.....	29
2.5	AIPS Memory Maps.....	30
2.6	DAP Memory Map.....	36
2.7	Audio Processor Memory Map.....	38
2.8	HDMLI_TX Subsystem Memory Map.....	38
Chapter 3		
Security		
3.1	System Security.....	41
3.2	Resource Domain Controller (RDC).....	44
Chapter 4		
Arm Platform and Debug		
4.1	Arm Cortex A53 Platform (A53).....	91
4.2	Arm Cortex M7 Platform (CM7).....	97
4.3	Messaging Unit (MU).....	99
4.4	Semaphore (SEMA4).....	143
4.5	On-Chip RAM Memory Controller (OCRAM).....	161
4.6	Network Interconnect Bus System (NIC).....	164

Section number	Title	Page
4.7	AHB to IP Bridge (AIPSTZ).....	165
4.8	Shared Peripheral Bus Arbiter (SPBA).....	188
4.9	TrustZone Address Space Controller (TZASC).....	201
4.10	System Debug.....	203
4.11	System Counter (SYS_CTR).....	207

Chapter 5 Clocks and Power Management

5.1	Clock Control Module (CCM).....	227
5.2	General Power Controller (GPC).....	566
5.3	Crystal Oscillator (XTALOSC).....	718
5.4	Thermal Monitoring Unit (TMU).....	722

Chapter 6 SNVS, Reset, Fuse, and Boot

6.1	System Boot.....	741
6.2	Fusemap.....	808
6.3	On-Chip OTP Controller (OCOTP_CTRL).....	824
6.4	Secure Non-Volatile Storage (SNVS).....	868
6.5	System Reset Controller (SRC).....	897
6.6	Watchdog Timer (WDOG).....	968

Chapter 7 Interrupts and DMA

7.1	Interrupts and DMA Events.....	987
7.2	Smart Direct Memory Access Controller (SDMA).....	1008
7.3	Enhanced Direct Memory Access (eDMA).....	1256
7.4	Interrupt Request Steering (IRQ_STEER).....	1318

Chapter 8 Chip IO and Pinmux

8.1	External Signals and Pin Multiplexing.....	1329
8.2	IOMUX Controller (IOMUXC).....	1352
8.3	General Purpose Input/Output (GPIO).....	1982

Section number	Title	Page
Chapter 9		
External Memory		
9.1	External Memory Overview.....	2001
9.2	DDR Controller (DDRC).....	2003
9.3	DDR BLK_CTRL.....	2164
9.4	DDR PHY (DDR_PHY).....	2166
9.5	AHB-to-APBH Bridge with DMA (APBH-Bridge-DMA).....	2177
9.6	62BIT Correcting ECC Accelerator (BCH).....	2217
9.7	General Purpose Media Interface (GPMI).....	2280
Chapter 10		
Mass Storage		
10.1	Enhanced Configurable SPI (ECSPI).....	2339
10.2	FlexSPI Controller (FlexSPI).....	2369
10.3	Ultra Secured Digital Host Controller (uSDHC).....	2500
Chapter 11		
Connectivity		
11.1	HSIO BLK_CTRL.....	2659
11.2	Universal Serial Bus Controller (USB).....	2680
11.3	Universal Serial Bus PHY (USB_PHY).....	2993
11.4	PCI Express (PCIe).....	2997
11.5	PCI Express PHY (PCIe_PHY).....	3369
11.6	Ethernet MAC (ENET).....	3754
11.7	Ethernet Quality Of Service (ENET_QOS)	3957
11.8	FlexCAN.....	4980
Chapter 12		
Timers		
12.1	General Purpose Timer (GPT).....	5123
12.2	Pulse Width Modulation (PWM).....	5142
Chapter 13		
Display, Imaging, and Camera		

Section number	Title	Page
13.1	Display, Imaging, and Camera Overview.....	5155
13.2	MEDIA_BLK_CTRL.....	5163
13.3	LCD Interface (LCDIF).....	5233
13.4	Image Sensing Interface (ISI).....	5265
13.5	MIPI CSI Host Controller (MIPI_CSI).....	5347
13.6	MIPI DSI Host Controller (MIPI_DSI).....	5396
13.7	MIPI D-PHY (MIPI_DPHY).....	5469
13.8	LVDS Display Bridge (LDB).....	5493
13.9	HDMI TX Controller.....	5496
13.10	HDMI TX PHY.....	5779
13.11	HDMI TX BLK_CTRL.....	5828
13.12	HDMI TX Parallel Audio Interface (HTX_PAI).....	5859
13.13	HDMI TX Parallel Video Interface (HTX_PVI).....	5871
13.14	Image Signal Processor (ISP).....	5895
13.15	DeWarp.....	5901
13.16	Machine Learning Neural Processing Unit (NPU).....	5907
Chapter 14		
Audio		
14.1	Audio Overview.....	5943
14.2	AUDIO_BLK_CTRL.....	5947
14.3	PDM Microphone Interface (MICFIL).....	5977
14.4	Synchronous Audio Interface (SAI).....	6023
14.5	Asynchronous Sample Rate Converter (ASRC).....	6077
14.6	Enhanced Audio Return Channel (eARC).....	6162
14.7	Audio DSP (HiFi 4 DSP).....	6231
Chapter 15		
Graphics Processing Unit (GPU)		
15.1	GPU Overview.....	6239
15.2	2D Graphics Processing Unit (GPU2D).....	6240

Section number	Title	Page
15.3	3D Graphics Processing Unit (GPU3D).....	6254

Chapter 16 Video Processing Unit (VPU)

16.1	VPU G1 Decoder.....	6263
16.2	VPU G2 Decoder.....	6429
16.3	VPU VC8000E Encoder.....	6665
16.4	VPU BLK_CTRL.....	7256

Chapter 17 Low Speed Communication and Interconnects

17.1	I2C Controller (I2C).....	7269
17.2	Universal Asynchronous Receiver/Transmitter (UART).....	7293

PREVIEW

Chapter 1

Introduction

1.1 Product Overview

This chapter introduces the architecture of the i.MX 8M Plus Applications Processor.

The i.MX 8M Plus family is a set of NXP products focused on machine learning applications, combining state-of-art multimedia features with high-performance processing optimized for low-power consumption.

The i.MX 8M Plus Applications Processor relies on a powerful fully coherent core complex based on a quad Cortex-A53 cluster, a Cortex-M7 coprocessor, audio digital signal processor, machine learning and graphics accelerators.

The i.MX 8M Plus provides additional computing resources and peripherals:

- Advanced security modules for secure boot, cipher acceleration and DRM support
- A wide range of audio interfaces
- Large set of peripherals that are commonly used in consumer/industrial markets including USB , PCIe, Ethernet, and CAN

1.2 Target Applications

The i.MX 8M Plus Media Applications Processor targets applications on:

- Smart Homes, Buildings and Cities
- Machine Learning and Industrial Automation
- Consumer and Pro Audio/Voice Systems

1.3 Acronyms and Abbreviations

The table below contains acronyms and abbreviations used in this document.

Acronyms and Abbreviations

Acronyms and Abbreviated Terms

Term	Meaning
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AIPS	Arm IP Bus
ALU	Arithmetic Logic Unit
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
ASRC	Asynchronous Sample Rate Converter
AXI	Advanced eXtensible Interface
CA/CM	Arm Cortex-A/Cortex-M
CAAM	Cryptographic Acceleration and Assurance Module
CA53	Arm Cortex A53 Core
CAN	Controller Area Network
CM7	Arm Cortex M7 Core
CPU	Central Processing Unit
CSI	CMOS Sensor Interface
CSU	Central Security Unit
CTI	Cross Trigger Interface
D-cache	Data cache
DAP	Debug Access Port
DDR	Double data rate
DMA	Direct memory access
DPLL	Digital phase-locked loop
DRAM	Dynamic random access memory
ECC	Error correcting codes
ECSPI	Enhanced Configurable SPI
LPSPi	Low-power SPI
EDMA	Enhanced Direct Memory Access
EIM	External Interface Module
ENET	Ethernet
EPIT	Enhanced Periodic Interrupt Timer
EPROM	Erasable Programmable Read-Only Memory
ETF	Embedded Trace FIFO
ETM	Embedded Trace Macrocell
FIFO	First-In-First-Out
GIC	General Interrupt Controller
GPC	General Power Controller
GPIO	General-Purpose I/O
GPR	General-Purpose Register
GPS	Global Positioning System

Table continues on the next page...

Continue Reading This Reference Manual

[Get entire reference manual \(7406 pages, PDF\)](#)

Stay informed when design resources related to this product are updated.

[Go to i.MX 8M Plus](#)